

# Flexible Digital Switch with H.110 Interface Data Sheet

December 2002

#### Features

- 2,432 x 2,432 non-blocking switching among local streams
- 4,096 x 2,432 blocking switching between backplane and local streams
- 2,048 x 2,048 non-blocking switching among backplane streams
- Rate conversion between backplane and local streams
- Rate conversion among local streams
- Backplane interface accepts data rates of 8.192Mb/s or 16.384Mb/s
- Local interface accepts data rates of 2.048Mb/s, 4.096Mb/s or 8.192Mb/s
- Sub-rate switching (2 or 4 bits) configuration for local streams at a data rate of 2.048Mb/s
- Meets all the key H.110 mandatory signal requirements including timing
- · Per-channel variable or constant throughput delay
- Per-stream input delay, programmable for local streams on a per bit basis
- Per-stream output advancement, programmable for backplane and local streams
- · Per-channel direction control for backplane streams
- Per-channel message mode for backplane and local streams
- Per-channel high impedance output control for backplane and local streams
- Compatible to Stratum 4 Enhanced clock switching standard
- Integrated PLL conforms to Telcordia GR-1244-CORE Stratum 4 Enhanced switching standard
  - -Holdover Mode with holdover frequency stability of 0.07ppm
  - Jitter attenuation from 1.52 Hz.
  - Time interval error (TIE) correction
  - Master and Slave mode operation
- Non-multiplexed microprocessor interface
- Connection memory block-programming for fast device initialization
- Tristate-control outputs for external drivers
- Pseudo-Random Binary Sequence (PRBS) pattern generation and testing for backplane and local streams
- Conforms to the mandatory requirements of the IEEE-1149.1 (JTAG) standard
- 3.3V operation with 5V tolerant inputs and I/O's
- 5V tolerant PCI driver on CT-Bus I/O's

#### **Ordering Information**

MT90866AG 344 Ball PBGA

-40°C to +85°C

## **Applications**

- Multi-service access platforms
- CTI applications/cPCI platform
- Carrier Class Gateways
- · Integrated access services
- ST-BUS and H.110 interface applications
- Remote Access Servers
- Digital Loop Carriers
- Remote Access Concentrators

## Description

The MT90866 Digital Switch provides switching capacities of 4,096 x 2,432 channels between backplane and local streams, 2,432 x 2,432 channels among local streams and 2,048 x 2,048 channels among backplane streams. The local connected serial inputs and outputs have 32, 64 and 128 64kb/s channels per frame with data rates of 2.048, 4.096 and 8.192Mb/s respectively. The backplane connected serial inputs and outputs have 128 and 256 64kb/s channels per frame with data rates of 8.192 and 16.384Mb/s respectively.

The MT90866 also offers a sub-rate switching configuration which allows 2-bit wide 16kb/s or 4-bit wide 32kb/s data channels to be switched within the device.

The device has features that are programmable on a per-stream or a per-channel basis including message mode, input delay offset, output advancement offset, direction control, and high impedance output control.

The MT90866 supports all three of the H.110 specification required clocking modes: Primary Master, Secondary Master and Slave.

1




Figure 1 - Functional Block Diagram




Figure 2 - 27mm x 27mm PBGA (JEDEC MO-151) Pinout

MT90866

## **Ball Signal Assignment**

Ball Number	Signal Name	
A1	STIO14	
A2	VDD5V	
A3	STIO17	
A4	STIO19	
A5	STIO22	
A6	STIO25	
A7	STIO26	
A8	STIO31	
A9	VDD5V	
A10	STI2	
A11	STI3	
A12	STI8	
A13	STI9	
A14	STI12	
A15	STI13	
A16	STI16	
A17	STI21	
A18	STI22	
A19	STI24	
A20	STI26	
B1	STIO13	
B2	VDD5V	
В3	GND	
B4	STIO18	
B5	STIO21	
B6	STIO24	
B7	STIO27	
B8	STIO30	
B9	PCI_OE	
B10	STI1	
B11	STI5	
B12	STI6	
B13	STI10	
B14	GND	
B15	STI14	
B16	STI17	
B17	STI20	
B18	STI23	
B19	STI25	
	1	

Ball Number	Signal Name	
B20	STI27	
C1	STIO12	
C2	STIO15	
C3	GND	
C4	STIO16	
C5	STIO20	
C6	STIO23	
C7	STIO28	
C8	STIO29	
C9	GND	
C10	STI0	
C11	STI4	
C12	STI7	
C13	STI11	
C14	GND	
C15	STI15	
C16	STI18	
C17	STI19	
C18	GND	
C19	GND	
C20	GND	
D1	STIO9	
D2	STIO10	
D3	STIO11	
D4	GND	
D5	VDD	
D6	GND	
D7	VDD	
D8	GND	
D9	VDD	
D10	GND	
D11	VDD	
D12	VDD	
D13	GND	
D14	VDD	
D15	GND	
D16	VDD	
D17	GND	
D18	GND	
D19	STO0	

Ball Number	Signal Name
D20	STO1
E1	STIO6
E2	STIO7
E3	STIO8
E4	VDD
E17	VDD
E18	LCSTO
E19	STO2
E20	STO3
F1	STIO5
F2	STIO2
F3	STIO3
F4	GND
F8	GND
F9	GND
F10	GND
F11	GND
F12	GND
F13	GND
F17	GND
F18	STO4
F19	STO5
F20	STO6
G1	STIO4
G2	STIO0
G3	STIO1
G4	VDD
G7	GND
G8	GND
G9	GND
G10	GND
G11	GND
G12	GND
G13	GND
G14	GND
G17	VDD
G18	STO8
G19	STO9
G20	STO7
H1	VDD5V

	a	
Ball Number	Signal Name	
H2	GND	
H3	GND	
H4	GND	
H6	GND	
H7	GND	
H8	GND	
H9	GND	
H10	GND	
H11	GND	
H12	GND	
H13	GND	
H14	GND	
H15	GND	
H17	GND	
H18	STO10	
H19	STO11	
H20	STO13	
J1	DTA	
J2	BCSTO	
J3	D15	
J4	VDD	
J6	GND	
J7	GND	
J8	GND	
J9	GND	
J10	GND	
J11	GND	
J12	GND	
J13	GND	
J14	GND	
J15	GND	
J17	VDD	
J18	STO12	
J19	STO14	
J20	STO15	
K1	D12	
K2	D13	
K3	D14	
K4	VDD	
K6	GND	
L	<u>I</u>	

Ball Number	Signal Name	
K7	GND	
K8	GND	
K9	GND	
K10	GND	
K11	GND	
K12	GND	
K13	GND	
K14	GND	
K15	GND	
K17	GND	
K18	STO16	
K19	STO17	
K20	STO18	
L1	D9	
L2	D10	
L3	D11	
L4	GND	
L6	GND	
L7	GND	
L8	GND	
L9	GND	
L10	GND	
L11	GND	
L12	GND	
L14	GND	
L15	GND	
L17	VDD	
L18	STO20	
L19	STO21	
L20	STO19	
M1	D6	
M2	D7	
M3	D8	
M4	VDD	
M6	GND	
M7	GND	
M8	GND	
M9	GND	
M10	GND	
M11	GND	

Ball Number	Signal Name	
M12	GND	
M13	GND	
M14	GND	
M15	GND	
M17	VDD	
M18	STO22	
M19	STO23	
M20	STO24	
N1	D5	
N2	D3	
N3	D4	
N4	GND	
N6	GND	
N7	GND	
N8	GND	
N9	GND	
N10	GND	
N11	GND	
N12	GND	
N13	GND	
N14	GND	
N15	GND	
N18	STO27	
N19	STO26	
N20	STO25	
P1	D2	
P2	D1	
P3	D0	
P4	VDD	
P7	GND	
P8	GND	
P9	GND	
P10	GND	
P11	GND	
P12	GND	
P13	GND	
P14	GND	
P17	VDD	
P18	GND	
P19	B_ACTIVE	

MT90866

Ball Number	Signal Name	
P20	A_ACTIVE	
R1	GND	
R2	GND	
R3	GND	
R4	GND	
R8	GND	
R9	GND	
R10	GND	
R11	GND	
R12	GND	
R13	GND	
R17	GND	
R18	ODE	
R19	C8_A_IO	
R20	FRAME_A_IO	
T1	A13	
T2	A12	
Т3	A11	
T4	VDD	
T17	VDD	
T19	C8_B_IO	
T20	FAIL_A	
U1	A10	
U2	A9	
U3	A8	
U4	GND	
U5	VDD	
U6	GND	
U7	VDD	
U8	GND	
U9	VDD	
U10	VDD	
U11	GND	
U12	VDD	
U13	GND	
U14	VDD	
U15	GND	
U16	VDD	
U17	GND	
U18	FAIL_B	

Ball Number	Signal Name
U19	CTREF1
U20	CTREF2
V1	CS CS
V2	A7
V3	A5
V4	A2
V5	RESET
V6	TCK
V7	IC2
V8	IC4
V9	IC6
V10	IC3
V11	TM1
V12	GND
V13	APLLVDD
V14	APLLGND
V15	LREF5
V16	LREF2
V17	NREFO
V18	GND
V19	ST_CKo0
V20	ST_FPo0
W1	DS
W2	A6
W3	A3
W4	A0
W5	TMS
W6	TDi
W7	IC5
W8	ST_FPo1
W9	IC7
W10	SG1
W11	AT1
W12	GND
W13	C64BYPS
W14	FAIL_PRI
W15	LREF6
W16	LREF3
W17	LREF0
W18	C32O

Ball Number	Signal Name	
W19	GND	
W20	GND	
Y1	R/W	
Y2	A4	
Y3	A1	
Y4	TDo	
Y5	TRST	
Y6	IC0	
Y7	IC1	
Y8	ST_CKo1	
Y9	IC8	
Y10	TM2	
Y11	DT1	
Y12	GND	
Y13	C20I	
Y14	FAIL_SEC	
Y15	LREF7	
Y16	LREF4	
Y17	LREF1	
Y18	C1M5O	
Y19	SEC_LOS	
Y20	PRI_LOS	

## **Pin Description**

PBGA Ball Number	Name	Description
D5, D7, D9, D11, D12, D14, D16, E4, E17, G4, G17, J4, J17, K4, L17, M4, M17, P4, P17, T4, T17,U5, U7, U9, U10, U12, U14, U16	V <sub>DD</sub>	+3.3 Volt Power Supply.
A2,A9,B2,H1	V <sub>DD5V</sub>	+5.0V/+3.3V Power Supply. If 5V power supply is tied to these pins, STio0-31 pins will meet 5V PCI requirements. If 3.3V power supply is tied to these pins, STio0-31 pins will meet 3.3V PCI requirements.
B3, B14,C3, C9, C14, C18, C19, C20, D4, D6, D8, D10, D13, D15, D17, D18, F4, F8-F13, F17, G7-G14, H2, H3, H4, H6-H15, H17, J6-J15, K6-K15, K17, L4, L6-L15, M6-M15, N4, N6-15, N17, P7-P14, P18, R1, R2, R3, R4, R8-R13, R17, U4, U6, U8, U11, U13, U15, U17, V12, V18, W12, W19, W20, Y12	V <sub>SS</sub>	Ground.
V13	APLLV <sub>DD</sub>	+3.3 Volt Analog PLL Power Supply. No special filtering is required for this pin.
V14	APLLV <sub>ss</sub>	Analog PLL Ground
V5	RESET	Device Reset (5V Tolerant Input). This input (active low) puts the device in its reset state; this state clears the device's internal counters and registers. To ensure proper reset action, the reset pin must be low for longer than 400 ns. To ensure proper operation, a delay of 100μs must be applied before the first microprocessor access is performed after the RESET pin is set high. The device reset also tristates ST00-27 and STio0-31, and sets the LCSTo and BCSTo pins. When in a RESET condition, the C8_A_io, FRAME_A_io, C8_B_io, and FRAME_B_io signals are tri-stated.
G2, G3, F2, F3, G1, F1, E1, E2, E3, D1, D2, D3, C1, B1, A1, C2	STio0-3, STio4-7, STio8-11, STio12-15	Serial Input/Output Streams 0 - 15 (5V Tolerant PCI I/Os). In H.110 mode, these pins accept serial TDM data streams at 8.192Mb/s with 128 channels per stream. In the 16Mb/s mode, these pins accept serial TDM data streams at 16.384Mb/s with 256 channels per stream respectively.

PBGA Ball Number	Name	Description
C4, A3, B4, A4, C5, B5, A5, C6, B6, A6, A7, B7, C7, C8, B8, A8	STio16 - 19, STio20 - 23, STio24 - 27, STio28 - 31	Serial Input/Output Streams 16 - 31 (5V Tolerant PCI I/Os). In H.110 mode, these pins accept serial TDM data streams at 8.192Mb/s with 128 channels per stream. In the 16Mb/s mode, these pins are tristated internally and should be connected to ground.
C10, B10, A10, A11	STi0-3	Serial Input Streams 0 - 3 (5V Tolerant Inputs). In 2Mb/s, 4Mb/s or 8Mb/s mode, these inputs accept data rates of 2.048, 4.096 or 8.192Mb/s with 32, 64 or 128 channels per stream respectively. In the 2-bit and 4-bit sub-rate modes, these inputs accept a data rate of 2.048Mb/s.
C11, B11, B12, C12	STi4 - 7	Serial Input Streams 4 - 7 (5V Tolerant Inputs). In 2Mb/s, 4Mb/s or 8Mb/s mode, these inputs accept data rates of 2.048, 4.096 or 8.192Mb/s with 32, 64 or 128 channels per stream respectively. In the 2-bit and 4-bit sub-rate modes, these inputs accept a data rate of 2.048Mb/s.
A12, A13, B13, C13	STi8 - 11	Serial Input Streams 8 - 11 (5V Tolerant Inputs). In 2Mb/s, 4Mb/s or 8Mb/s mode, these inputs accepts data rates of 2.048, 4.096 or 8.192Mb/s with 32, 64 or 128 channels per stream respectively. In the 2-bit and 4-bit sub-rate modes, these inputs accept a data rate of 2.048Mb/s.
A14, A15, B15, C15	STi12 - 15	Serial Input Streams 12 - 15 (5V Tolerant Inputs). In 2Mb/s, 4Mb/s or 8Mb/s mode, these inputs accept data rates of 2.048, 4.096 or 8.192Mb/s with 32, 64 or 128 channels per stream respectively. In the 2-bit and 4-bit sub-rate modes, these inputs accept a data rate of 2.048Mb/s.
A16, B16, C16, C17, B17, A17, A18, B18, A19, B19, A20, B20	STi16 - 27	Serial Input Streams 16 - 27 (5V Tolerant Inputs). In 2Mb/s mode, these inputs accept data rates of 2.048Mb/s with 32 channels per stream respectively. In 4Mb/s or 8Mb/s mode, the STi16 - 18 inputs accept data rates of 4.096 or 8.192Mb/s with 64 or 128 channels per stream respectively. In 4Mb/s or 8Mb/s mode the STi19 - 27 inputs should be low. No sub-rate switching mode is offered for STi16-27.
D19, D20, E19, E20	STo0 - 3	Serial Output Streams 0 - 3 (5V Tolerant Tri-State Outputs). In 2Mb/s, 4Mb/s or 8Mb/s mode, these outputs have data rates of 2.048, 4.096 or 8.192Mb/s with 32, 64 or 128 channels per stream respectively. In the 2-bit and 4-bit sub-rate modes, these outputs have a data rate of 2.048Mb/s.
F18, F19, F20, G20	STo4 - 7	Serial Output Streams 4 - 7 (5V Tolerant Tri-State Outputs). In 2Mb/s, 4Mb/s or 8Mb/s mode, these outputs have data rates of 2.048, 4.096 or 8.192Mb/s with 32, 64 or 128 channels per stream respectively. In the 2-bit and 4-bit sub-rate modes, these outputs have a data rate of 2.048Mb/s.
G18, G19, H18, H19	STo8 - 11	Serial Output Streams 8 - 11 (5V Tolerant Tri-State Outputs). In 2Mb/s, 4Mb/s or 8Mb/s mode, these outputs have data rates of 2.048, 4.096 or 8.192Mb/s with 32, 64 or 128 channels per stream respectively. In the 2-bit and 4-bit sub-rate modes, these outputs have a data rate of 2.048Mb/s.
J18, H20, J19, J20	STo12 - 15	Serial Output Streams 12 - 15 (5V Tolerant Tri-State Outputs). In 2Mb/s, 4Mb/s or 8Mb/s mode, these outputs have data rates of 2.048, 4.096 or 8.192Mb/s with 32, 64 or 128 channels per stream respectively. In the 2-bit and 4-bit sub-rate modes, these outputs have a data rate of 2.048Mb/s.

PBGA Ball Number	Name	Description
K18, K19, K20, L20, L18, L19, M18, M19, M20, N20, N19, N18	STo16 - 27	Serial Output Streams 16 to 27 (5V Tolerant Tri-state Outputs). In 2Mb/s mode, these outputs have data rate of 2.048 Mb/s with 32 channels per stream. In 4Mb/s or 8Mb/s mode, the STo16 - 18 outputs have data rates of 4.096Mb/s or 8.192Mb/s with 64 or 128 channels per stream respectively; STo19 - 27 are tri-stated. No sub-rate switching mode is offered for STo16-27.
R18	ODE	Output Drive Enable (5V Tolerant Input). When this pin is low, STo0 to STo27, STio0 to STio31, C1M5o, C32/64o, ST_CKo0, ST_CKo1, ST_FPo0 and ST_FPo1 outputs are all in high-impedance state. When ODE is high all of the aforementioned pins are active.
J2	BCSTo	<b>Backplane Control Signal (Output)</b> . This pin is used for backplane external tristate controllers. When this signal is high, the corresponding output channels are in a high impedance state. BCSTo's bit rate is 32.768MHz.
E18	LCSTo	<b>Local Control Signal (Output).</b> This pin is used for local external tristate control. When this signal is high, the corresponding ouput channels are in a high impedance state. The bit rate is 32.768MHz.
Y13	C20i	Master Clock (5V Tolerant Input). This pin accepts a 20.000 MHz clock.
R19	C8_A_io	Clock A (5V Tolerant I/O). This is a 8.192MHz clock with 50% duty cycle.
R20	FRAME_A_io	Frame Reference A (5V Tolerant I/O). This is a 122 ns wide, negative pulse, with 125us period.
P20	A_Active	A Clock Active Indicator (5V Tolerant Output): This pin indicates whether the C8_A_io and the FRAME_A_io pins are inputs or outputs. When Bit 13 of the DOM1 register is low, this pin drives low and the C8_A_io and FRAME_A_io output drivers are disabled. When Bit 13 of the DOM1 register is high, this pin drives high and the C8_A_io and FRAME_A_io output drivers are enabled.
T19	C8_B_io	Clock B (5V Tolerant I/O). This is a 8.192MHz clock with 50% duty cycle.
T18	FRAME_B_io	Frame Reference B (5V Tolerant I/O). This is a 122 ns wide, negative pulse, with 125us period.
P19	B_Active	B Clock Active Indicator (5V Tolerant Output): This pin indicates whether the C8_B_io and the FRAME_B_io pins are inputs or outputs. When Bit 14 of the DOM1 register is low, this pin drives low and the C8_B_io and FRAME_B_io output drivers are disabled. When Bit 14 of the DOM1 register is high, this pins drives high and the C8_B_io and FRAME_B_io output drivers are enabled.
T20	FAIL_A	<b>A Failure (Output).</b> When the C8_A_io or the FRAME_A_io signal fails, this signal goes to high.
U18	FAIL_B	<b>B Failure (Output).</b> When the C8_B_io or the FRAME_B_io signal fails, this signal goes to high.
U19	CTREF1	CT-Bus Reference 1 (5V Tolerant Input). This pin accepts 8KHz, 1.544MHz or 2.048MHz network timing reference.
U20	CTREF2	CT-Bus Reference 2 (5V Tolerant Input). This pin accepts 8KHz, 1.544MHz or 2.048MHz network timing reference.

PBGA Ball Number	Name	Description				
W17, Y17, V16, W16, Y16, V15, W15, Y15	LREF0- 7	<b>Local Reference (</b> 5V Tolerant <b>Inputs).</b> These pins accept 8KHz, 1.544MHz or 2.048MHz local timing reference.				
V17	NREFo	<b>Network Reference Output (Output).</b> Any local reference can be switched to this output. The output data rate can be either the same as the selected reference input data rate or divided to be 8KHz.				
Y20	PRI_LOS	<b>Primary Reference Lost (5V Tolerant Input).</b> When this signal is high, it indicates that PRIMARY REFERENCE is not valid. Combined with SEC_LOS input, this input pin is used in the External Reference Switching Mode of the DPLL.				
Y19	SEC_LOS	Secondary Reference Lost (5V Tolerant Input). When this signal is high, it indicates that SECONDARY REFERENCE is not valid. Combined with the PRI_LOS input, this input pin is used in the External Reference Switching Mode of the DPLL.				
W14	FAIL_PRI	Primary Reference Failure (5V Tolerant Output). This pin reflects the I status of the PLS bit of the DPLL House Keeping Register (DHKR). When the primary reference fails, this signal goes to 1.				
Y14	FAIL_SEC	Secondary Reference Failure (5V Tolerant Output). This pin reflects the logic status of the SLS bit of the DPLL House Keeping Register (DHKR). When the secondary reference fails, this signal goes to 1.				
W18	C32/64o	C32/64o Clock (5V Tolerant Output). A 32.768MHz output clock when the DPLL Clock Monitor register bit (CKM) is low. A 65.536 MHz clock when the DPLL Clock Monitor register bit (CKM) is high.				
Y18	C1M5o	C1.50 Clock (5V Tolerant Output). A 1.544MHz output clock.				
V20	ST_FPo0	ST-Bus Frame Pulse Output (5V Tolerant Output). The width of this output ST-Bus frame pulse can be 244 ns, 122 ns or 61 ns. The frequency is 8KHz.				
V19	ST_CKo0	ST-Bus Clock Output (5V Tolerant Output). The frequency of this output ST-Bus clock can be 4.096MHz, 8.192MHz or 16.384MHz.				
W8	ST_FPo1	ST-Bus Frame Pulse Output (5V Tolerant Output). The width of this output ST-Bus frame pulse can be 244 ns, 122 ns or 61 ns. The frequency is 8KHz.				
Y8	ST_CKo1	ST-Bus Clock Output (5V Tolerant Output). The frequency of this output ST-Bus clock can be 4.096MHz, 8.192MHz or 16.384MHz.				
V1	CS	Chip Select (5V Tolerant Input). This active low input is used by the microprocessor to access the microport.				
W1	DS	Data Strobe (5V Tolerant Input). This active low input works in conjunction with $\overline{\text{CS}}$ to initiate the read and write cycles.				
Y1	R/W	<b>Read/Write (5V Tolerant Input).</b> This input controls the direction of the data bus lines (D0 - D15) during the microprocessor access.				

PBGA	Na	Description
Ball Number	Name	Description
W4, Y3, V4, W3, Y2, V3, W2, V2, U3, U2, U1, T3, T2, T1	A0 - A13	Address 0 - 13 (5V Tolerant Inputs). These are the address lines to the internal memories and registers.
P3, P2, P1, N2, N3, N1, M1, M2, M3, L1, L2, L3, K1, K2, K3, J3	D0 - D15	Data Bus 0 - 15 (5V Tolerant I/Os). These pins form the 16-bit data bus of the microport.
J1	DTA	<b>Data Transfer Acknowledge (5V Tolerant Output)</b> . This active low output indicates that a data bus transfer is completed. A pull-up resistor is required to hold a high level.
В9	PCI_OE	PCI Output Enable (3.3V Tolerant Input). This active low input is the control signal used to tristate the STio0 - 31 pins during hot-swapping. During normal operation this signal should be low.
W13	C64BYPS	PLL Bypass Clock Input (5V Tolerant Input). Used for device testing. In functional mode, this input MUST be low.
V11	TM1	APLL Test Pin 1 (3.3V Input). Use for APLL testing only. In normal operation, this input should be connected to ground.
Y10	TM2	APLL Test Pin 2 (3.3V Input). Use for APLL testing only. In normal operation, this input should be connected to ground.
W10	SG1	APLL Test Control (3.3V Input). Use for APLL testing only. In normal operation, this input should be connected to ground.
W11	AT1	Analog Test Access (5V Tolerant I/O). Use for APLL testing only. No connection for normal operation.
Y11	DT1	<b>Digital Test Access Output (5V Tolerant Output).</b> Use for APLL testing only. No connection for normal operation.
W5	TMS	<b>Test Mode Select (3.3V Input with Internal pull-up).</b> JTAG signal that controls the state transitions of the TAP controller. This pin is pulled high by an internal pull-up when not driven.
W6	TDi	<b>Test Serial Data In (3.3V Input with Internal pull-up)</b> . JTAG serial test instructions and data are shifted in on this pin. This pin is pulled high by an internal pull-up when not driven.
Y4	TDo	<b>Test Serial Data Out (3.3V Tolerant Tri-state Output)</b> . JTAG serial data is output on this pin on the falling edge of TCK. This pin is held in high impedance state when JTAG is not enabled.
V6	TCK	<b>Test Clock (5V Tolerant Input).</b> Provides the clock to the JTAG test logic. This pin should be low when JTAG is not enabled.
Y5	TRST	<b>Test Reset (3.3V Input with Internal pull-up).</b> Asynchronously initializes the JTAG TAP Controller by putting it in the Test-Logic-Reset state. This pin should be pulled low to ensure that the MT90866 is in normal functional mode.
Y6	IC0	Leave unconnected for normal operation.
Y7	IC1	Leave unconnected for normal operation.

PBGA Ball Number	Name	Description			
V7	IC2	In normal operation this pin MUST be connected to ground.			
V10	IC3	Leave unconnected for normal operation.			
V8	IC4	Leave unconnected for normal operation.			
W7	IC5	Leave unconnected for normal operation.			
V9	IC6	Leave unconnected for normal operation.			
W9	IC7	Leave unconnected for normal operation.			
Y9	IC8	Leave unconnected for normal operation.			

## 1.0 Application Overview

The MT90866 is intended for carrier-grade applications that require medium bandwidth switching capability. The MT90866 meets the H.110 key signal and timing requirements, suitable for a compact PCI platform.

While the Computer Telephony Interface (CTI) industry is adopting the compact PCI platform over VME, many manufacturers of telecom and datacom equipment are also selecting this platform. The compact PCI platform offers attractive features such as hot swappable cards, integrated PCI and H.110 TDM buses, and a rugged backplane and mechanical design. This new standard is replacing the older ribbon-cable based bus standards such as MVIP-90, H-MVIP and SCbus.

Carrier-grade access, switching platforms, wireless base stations, and gateways (i.e. VOIP) may handle multiple T1/E1, DS-3 or OC-3 streams for connection to the WAN or PSTN. Multiple lower bandwidth interfaces are consolidated into these higher bandwidth pipes for networking into a WAN or PSTN. See Figure 3, "Typical Network Block Diagram" on page 13.




Figure 3 - Typical Network Block Diagram

While these types of equipment serve different applications and markets, many share a similar type of internal architecture. Frequently a mid-plane or backplane configuration is used, which may accommodate a TDM bus, for compatibility to TDM interfaces (ISDN, Sonet, T1/E1, etc.), and a PCI bus, for interfacing to LAN networks and the IP network. In many cases, a Utopia bus may be present if ATM is used as an uplink to the WAN or PSTN. Interfacing into this midplane or backplane would be lower bandwidth subscriber line cards and higher bandwidth WAN uplink line cards. See Figure 4, "Carrier Multi-service Access Switch" on page 14.

By locating TDM switching on the line card itself, as opposed to a centralized switching card, system designers employ a distributed switching arrangement. In this case, the MT90866 allows for local to backplane switching of DS-0 traffic from trunks or local connection such as internal DSP cards (compression, echo cancellation, modem termination). Unique to the industry, the MT90866 provides backplane switching, eliminating the need to move the traffic to the local streams and back. This feature allows users to move traffic among the backplane traces for routing to other destinations. On the uplink line card side, the MT90866 allows the users to interface to multiple T1 or E1 or DS-3 or OC-3 ports. With the ability to take 2,432 channels from 4,096 channels on the backplane and to switch them to the local streams, the MT90866 satisfies these higher bandwidth applications.

Depending on the application, the CPE or access equipment may need to terminate internet traffic and switch the traffic to the appropriate destination. Most of these applications employ banks of DSP's to handle the modem calls. When the local streams are used to route traffic to these DSP cards, the application requires a high local switching capability on each card. This requirement is easily handled by the MT90866 with its local switching capacity of 2,432 channels.




Figure 4 - Carrier Multi-service Access Switch

## 2.0 Device Overview

The MT90866 can switch up to  $4,096 \times 2,432$  channels while providing a rate conversion capability. It is designed to switch 64 kb/s PCM or N X 64 kb/s data between the backplane and local switching applications. The device maintains frame integrity in data applications and minimum throughput delay for voice application on a per channel basis.

The backplane interface can operate at 8.192 Mb/s in CT-Bus mode or 16.384 Mb/s in ST-BUS mode and is arranged in  $125 \mu \text{s}$  wide frames that contain 128 or 256 channels respectively. A built-in rate conversion circuit allows users to interface between backplane and local interfaces which operates at 2.048 Mb/s, 4.096 Mb/s or 8.192 Mb/s. When the device is in the local sub-rate switching mode, 2-bit 16 kb/s or 4-bit 32 kb/s data channels can be switched within the device. The local sub-rate switching mode is available in 2 Mb/s mode only.

By using Zarlink's message mode capability, the microprocessor can access input and output time slots on a per channel basis. This feature is useful for transferring control and status information for external circuits or other TDM devices.

## 2.1 Functional Description

A Functional Block Diagram of the MT90866 is shown in Figure 1, "Functional Block Diagram" on page 2. It is designed to interface CT-Bus and ST-BUS serial streams from a backplane source and ST-BUS serial streams from a local source.

## 2.1.1 Frame Alignment Timing

In the ST-BUS or the CT-Bus mode, the C8\_A\_io or C8\_B\_io pin accepts an 8.192MHz clock for the frame pulse alignment. The FRAME\_A\_io or FRAME\_B\_io is the frame pulse signal which goes low at the frame boundary for 122ns. The frame boundary is defined by the rising edge of the C8\_A\_io or C8\_B\_io clock during the low cycle of the frame pulse. Figure 5, "CT-Bus Timing for 8Mb/s Backplane Data Streams" on page 15 is the CT-Bus timing for the backplane 8.192Mb/s data streams and Figure 6, "ST-Bus Timing for 16Mb/s Backplane Data Streams" on page 16 is the ST-BUS timing for the 16.384Mb/s backplane data stream.




Figure 5 - CT-Bus Timing for 8Mb/s Backplane Data Streams




Figure 6 - ST-Bus Timing for 16Mb/s Backplane Data Streams

## 2.1.2 Switching Configuration

The device has two operation modes at different data rates for the backplane interface and five operation modes for the local interface. These modes can be programmed via the Device Mode Selection (DMS) register. Mode selections between the backplane and local interfaces are independent.

## 2.1.3 Backplane Interface

The backplane interface can be programmed to accept data streams of 8Mb/s or 16Mb/s. When H.110 mode is enabled, STio0 to STio31 have a data rate of 8.192Mb/s. When ST-BUS mode is enabled, STio0 to STio15 have a data rate of 16.384Mb/s. Table 1 on page 16 describes the data rates and mode selections for the backplane interface.

#### 2.1.4 Local Interface

Five operation modes, 2Mb/s, 4Mb/s, 8Mb/s, 2-bit sub-rate and 4-bit sub-rate switching, can be selected for the local ST-BUS interface. The local interface is divided into five groups. Group 0 contains STi/STo0-3, Group 1 contains STi/STo4-7, Group 2 contains STi/STo8-11, Group 3 contains STi/STo12-15 and Group 4 contains STi/STo16-27. Each group can be selected individually through the Device Mode Selection (DMS) register. Streams belonging to the same group have the same operation mode. For Groups 0 to 3, any one of the five operation modes can be selected. Input data streams STi0-15 and output data streams, STo0 -15 can be selected according to the group to which they belong. STi16-27 and output data streams STo16-27 belong to Group 4 and can operate in 2Mb/s mode. In Group 4, only input data streams Sti16-18 and output data streams Sto16-18 can operate in 4Mb/s and 8Mb/s mode. No sub-rate modes are available for Group 4 data streams. See Table 2 on page 17 to Table 6 on page 18 for a description of the data rates and mode selection for the local ST-BUS interface.

BMS bit of the DMS Register	Modes	Backplane Interface		
0	8.192Mb/s	STio0 - 31		
1	16.384Mb/s	STio0 - 15		

Table 1 - Mode Selection for Backplane Streams

С	MS Register Bit	s	Madaa	Usable Streams				
LG02	LG01	LG00	- Modes	Usable Streams				
0	0	0	8.192Mb/s					
0	0	1	4.096Mb/s	STi0 - 3, STo0 - 3				
0	0 1		2.048Mb/s	0110 0, 0100 0				
0	1	1 4-bit subrate						
1	1 0 0		2-bit subrate					

Table 2 - Mode Selection for Local STi0 - 3 and STo0 - 3 Streams, Group 0

	OMS Register Bit	s	Madaa	Usable Streams
LG12	LG11	LG10	- Modes	Osable Streams
0	0	0	8.192Mb/s	
0	0	1	4.096Mb/s	
0	1	0	2.048Mb/s	STi4 - 7, STo4 -7
0	1	1	4-bit subrate	3114 - 7, 3104 -7
1	0	0	2-bit subrate	

Table 3 - Mode Selection for Local STi4 - 7 and STo4 - 7 Streams, Group 1

ı	DMS Register Bits	3	Madaa	Usable Streams				
LG22	LG21	LG20	Modes	Usable Streams				
0	0	0	8.192Mb/s					
0	0	1	4.096Mb/s	STi8 - 11, STo8 - 11				
0	0 1		2.048Mb/s					
0	1	1	4-bit subrate					
1	0	0	2-bit subrate					

Table 4 - Mode Selection for Local STi8 - 11 and STo8 - 11 Streams, Group 2

	DMS Register Bits	3	Modos	Usable Streams				
LG32	LG31 LG30 Modes		Wiodes	Osable Streams				
0	0	0	8.192Mb/s					
0	0	1	4.096Mb/s	STi12-15, STo12-15				
0	1	0	2.048Mb/s	31112 10, 01012 10				
0	1	1	4-bit subrate					
1	0	0	2-bit subrate					

Table 5 - Mode Selection for Local STi12 - 15 and ST012 - 15 Streams, Group 3

DMS Reg	ister Bits	Modes	Usable Streams			
LG41	LG40	Wiodes	Usable Streams			
0	0	8.192Mb/s	STi16 - 18, STo16 - 18			
0	1	4.096Mb/s				
1	0	2.048Mb/s	STi16 - 27, STo16 - 27			

Table 6 - Mode Selection for Local STi16 - 27 and STo16 - 27 Streams, Group 4

## 2.1.5 Local Input Delay Selection

The local input delay selection allows individual local input streams to be aligned and shifted against the input frame pulse (FRAME\_A\_io or FRAME\_B\_io). This feature compensates for the variable path delays in the local interface. Such delays can occur in large centralized and distributed switching system.

Each local input stream can have its own bit delay offset value by programming the local input bit delay selection registers (LIDR0 to LIDR9). See Table 12, "Local Input Bit Delay Registers (LIDR0 to LIDR9) Bits" on page 48, for the contents of these registers. Possible bit adjustment can range up to +7 3/4 bit periods forward with resolution of 1/4 bit period. See Table 13 on page 48 and Figure 21 on page 49 for local input delay programming.

## 2.1.6 Output Advancement Selection

The MT90866 allows users to advance individual backplane or local output streams with respect to the frame boundary. This feature is useful in compensating variable output delays caused by various output loading conditions. Each output stream can have its own advancement value programmed by the output advancement registers. The backplane output advancement registers (BOAR0 to BOAR3) are used to program the backplane output advancement. The local output advancement registers (LOAR0 to LOAR3) are used to program the local output advancement. Possible adjustment for local and backplane output data streams is 22.5 ns with a resolution of 7.5 ns. The advancement is independent of the output data rate. Table 14 on page 50 and Figure 22, "Example of Backplane Output Advancement Timing" on page 50, and Table 15 on page 51 and Figure 23, "Local Output Advancement Timing" on page 51 describe the details of the output advancement programming for the backplane and local interfaces respectively.

## 2.1.7 Memory Block Programming

The MT90866 block programming mode (BPM) register provides users with the capability of initializing the local and backplane connection memories in two frames. The local connection memory is partitioned into high and low parts. Bit 13 - bit 15 of every backplane connection memory location will be programmed with the pattern stored in bit 6 - bit 8 of the BPM register. Bit 13 - bit 15 of every local connection memory low location will be programmed with the pattern stored in bits 3 to 5 of the BPM register. The other bit positions of the backplane connection memory, the local low connection memory and all bits of the local high connection memory are loaded with zeros. See Figure 7, "Block Programming Data in the Connection Memories" on page 19 for the connection memory contents when the device is in block programming mode.

The block programming mode is enabled by setting the memory block program (MBP) bit of the Control register to high. After the block programming enable (BPE) bit of the BPM register is set to high, the block programming data will be loaded into bits 13 to 15 of every backplane connection memory location and bits 13 to 15 of every local connection memory low location. The other connection memory bits are loaded with zeros. When the memory block programming is completed, the device resets the BPE bit to low. See Table 11 on page 46 for the bit assignment of the BPM register.

## 2.2 Delay Through the MT90866

The switching of information from the input serial streams to the output serial streams results in a throughput delay. The device can be programmed to perform time slot interchange functions with different throughput delay

capabilities on a per-channel basis. For voice applications it is recommended to select variable throughput delay to ensure minimum delay between input and output data. In wideband data applications it is recommended to select constant throughput delay to maintain the frame integrity of the information through the switch.

The delay through the device varies according to the type of throughput delay selected in the BTM2 - BTM0 bits of the backplane connection memory or LTM0 - LTM2 bits of the local connection memory as described in Table 25 on page 60 and Table 29 on page 62, respectively.

## 2.2.1 Variable Delay Mode

The delay in this mode is dependent only on the combination of source and destination channels and is independent of input and output streams. The minimum delays achievable in the MT90866 device are 3-channel delay, 5-channel delay, and 10-channel delay for the 2MB/s, 4MB/s, and 8MB/s respectively. The maximum delay is one frame plus three channels, one frame plus five channels, and one frame plus ten channels for the 2Mb/s, 4Mb/s and 8Mb/s modes respectively.

For the backplane interface, the variable delay mode can be programmed through the backplane connection memory bits, BTM2 - BTM0. When BTM2 - BTM0 are programmed to "000", it is a per-channel variable delay from local input to the backplane output. When BTM2 - BTM0 are set to "010", it is a per-channel variable delay from backplane input to backplane output.

For the local interface, the variable delay mode can be programmed through the local connection memory low bits, LTM2 - LTM0. When LTM2 - LTM0 is programmed to "000", it is a per-channel variable delay from local input to local output. When LTM2 - LTM0 is set to "010", it is a per-channel variable delay from backplane input to local output.




Figure 7 - Block Programming Data in the Connection Memories

## 2.2.2 Constant Delay Mode

In this mode, a multiple data memory buffer is used to maintain frame integrity in all switching configurations by using three pages of Data Memory where a channel written in any of the buffers during frame N is always read out during frame N+2.

For the backplane interface, when BTM2 - BTM0 is programmed to "001", it is a per-channel constant delay mode from local input to backplane output. When BTM2 - BTM0 is programmed to "011", it is a per-channel constant delay from backplane input to backplane output.

For the local interface, when LTM2 - LTM0 is programmed to "001", it is a per-channel constant delay mode from local input to local output. When LTM2 - LTM0 is set to "011", it is a per-channel constant delay mode from backplane input to local output.

## 2.2.3 Microprocessor Interface

The MT90866 provides a parallel microprocessor interface for non-multiplexed bus structures. This interface is compatible with Motorola non-multiplexed bus structure. The required microprocessor signals are the 16-bit data bus (D15-D0), 14-bit address bus (A13-A0) and 4 control lines (CS, DS, R/W and DTA). See Figure 45, "Motorola Non-Multiplexed Bus Timing" on page 78 for the Motorola non-multiplexed bus timing.

The MT90866 microprocessor port provides access to the internal registers, the connection and data memories. All locations provide read/write access except for the Local and Backplane Bit Error Rate registers (LBERR and BBERR) and Data Memory which can only be read by the users.

## 2.2.4 Address Mapping of Memories and Registers

The address bus on the microprocessor interface selects the internal registers and memories of the MT90866. If the address bit A13 is low, then the registers are addressed by A12 to A0 as shown in Table 7 on page 20.

A13 - A0	Location
0000 <sub>H</sub>	Control Register, CR
0001 <sub>H</sub>	Device Mode Selection Register, DMS
0002 <sub>H</sub>	Block Programming Mode Register, BPM
0003 <sub>H</sub>	Reserved
0004 <sub>H</sub>	Local Input Bit Delay Register 0, LIDR0
0005 <sub>H</sub>	Local Input Bit Delay Register 0, LIDR1
0006 <sub>H</sub>	Local Input Bit Delay Register 2, LIDR2
0007 <sub>H</sub>	Local Input Bit Delay Register 3, LIDR3
0008 <sub>H</sub>	Local Input Bit Delay Register 4, LIDR4
0009 <sub>H</sub>	Local Input Bit Delay Register 5, LIDR5
000A <sub>H</sub>	Local Input Bit Delay Register 6, LIDR6
000B <sub>H</sub>	Local Input Bit Delay Register 7, LIDR7
000C <sub>H</sub>	Local Input Bit Delay Register 8, LIDR8
000D <sub>H</sub>	Local Input Bit Delay Register 9, LIDR9
000E <sub>H</sub> to 001B <sub>H</sub>	Reserved
001C <sub>H</sub>	Backplane Output Advancement Register 0, BOAR0
001D <sub>H</sub>	Backplane Output Advancement Register 1, BOAR1
001E <sub>H</sub>	Backplane Output Advancement Register 2, BOAR2
001F <sub>H</sub>	Backplane Output Advancement Register 3, BOAR3
0020 <sub>H</sub>	Local Output Advancement Register 0, LOAR0
0021 <sub>H</sub>	Local Output Advancement Register 1, LOAR1
0022 <sub>H</sub>	Local Output Advancement Register 2, LOAR2
0023 <sub>H</sub>	Local Output Advancement Register 3, LOAR3

Table 7 - Address Map For Internal Registers (A13 = 0)

A13 - A0	Location							
0024 <sub>H</sub> to 0026 <sub>H</sub>	Reserved							
0027 <sub>H</sub>	Local BER Input Selection Register, LBIS							
0028 <sub>H</sub>	Local BER Register, LBERR							
0029 <sub>H</sub>	Backplane BER Input Selection Register, BBIS							
002A <sub>H</sub>	Backplane BER Register, BBERR							
002B <sub>H</sub>	DPLL Operation Mode Register 1, DOM1							
002C <sub>H</sub>	DPLL Operation Mode Register 2, DOM2							
002D <sub>H</sub>	DPLL Output Adjustment Register, DPOA							
002E <sub>H</sub>	DPLL House Keeping Register, DHKR							

Table 7 - Address Map For Internal Registers (A13 = 0) (continued)

If A13 is high, the remaining address input lines are used to select the data and connection memory positions corresponding to the serial input or output data streams as shown in Table 8 on page 22.

The Control register (CR), the Device Mode Selection register (DMS) and the Block Programming Mode register (BPM) control all the major functions of the device. The DMS and BPM should be programmed immediately after system power up to establish the desired switching configuration as explained in the Frame Alignment Timing and Switching Configurations sections. The Control register is used to select Data or Connection Memory for microport operations, ST-BUS output frame and clock modes, and to set Memory Block Programing and Bit Error Rate Testing.

The Control register (CR) consists of the memory block programming bit (MBP) and the memory select bits (MS2-0). The memory block programming bit allows users to program the entire connection memory in two frames (see Memory Block Programming section). The memory select bits control the selection of the connection memories or the data memories. See Table 9 on page 44 for content of the Control register.

The DMS register consists of the backplane and the local mode selection bits (BMS, LG41 - LG40, LG32 - LG30, LG22 - LG20, LG12 - LG10 and LG02 - LG00) that are used to enable various switching modes for the backplane and the local interfaces respectively. See Table 10 on page 45 for the content of the DMS register.

The BPM register consists of the block programming data bits (LBPD2-0 and BBPD2-0) and the block programming enable bit (BPE). The block programming enable bit allows users to program the entire backplane and local connection memories in two frames (see Memory Block Programming section). If the ODE pin is low, the backplane CT-Bus is in input mode and the local output drivers are in high impedance state. If the ODE pin is high, all the backplane CT-Bus and local ST-BUS output drivers are controlled on a per channel basis by backplane and local connection memories, respectively. By programming BTM2 through BTM0 bits to "110" in the backplane connection memory, the user can control the per-channel input on the backplane interface. For the local interface, users can program LTM2 -0 bits to "110" in the local connection memory to control the per-channel high impedance output on the local ST-BUS. See Table 11 on page 46 for the content of the BPM register.

A13	Stream Address (ST0-31)						Channel Address (Ch0-255)							10-255	)
(Note 1)	A12	A11	A10	A9	A8	Stream #	A7	A6	A5	A4	A3	A2	A1	A0	Channel #
1	0	0	0	0	0	Stream 0	0	0	0	0	0	0	0	0	Ch 0
1	0	0	0	0	1	Stream 1	0	0	0	0	0	0	0	1	Ch 1
1	0	0	0	1	0	Stream 2	-							-	
1	0	0	0	1	1	Stream 3								-	-
1	0	0	1	0	0	Stream 4	0	0	0	1	1	1	1	0	Ch 30
1	0	0	1	0	1	Stream 5	0	0	0	1	1	1	1	1	Ch 31 (Note 2)
1	0	0	1	1	0	Stream 6	0	0	1	1	1	1	1	0	Ch 32
1	0	0	1	1	1	Stream 7	0	0	1	1	1	1	1	1	Ch 33
1	0	1	0	0	0	Stream 8									
-		-		-		-	-	-		-			-	-	
-						-	0	0	1	1	1	1	1	0	Ch 62
-						-	0	0	1	1	1	1	1	1	Ch 63 (Note 3 & 6)
•		-				ě									ē
•		-		-		•	-	-	-	-	-	-	-	-	-
-							0	1	1	1	1	1	1	0	Ch 126
1	1	1	0	1	1	Stream 27	0	1	1	1	1	1	1	1	Ch 127 (Note 4 & 7)
1	1	1	1	0	0	Stream 28	-	-	-	-	-	-	-	-	-
1	1	1	1	0	1	Stream 29		-	-	-		-	-	-	•
1	1	1	1	1	0	Stream 30	1	1	1	1	1	1	1	0	Ch 254
1	1	1	1	1	1	Stream 31	1	1	1	1	1	1	1	1	Ch 255 (Note 5)

#### Notes

- 1. Bit A13 must be high for access to data and connection memory positions. Bit A13 must be low for access to registers.
- 2. Channels 0 to 31 are used when serial stream is at 2Mb/s.
- 3. Channels 0 to 63 are used when serial stream is at 4Mb/s.
- 4. Channels 0 to 127 are used when serial stream is at 8Mb/s.
- 5. Channels 0 to 255 are used when serial stream is at 16Mb/s.
- 6. Channels 0 to 63 are used when local serial stream is in 4-bit wide sub-rate switching mode.
- 7. Channels 0 to 127 are used when local serial stream is in 2-bit wide sub-rate switching mode.

Table 8 - Address Map for Memory Locations (A13 = 1)

## 2.3 Backplane Connection Memory

The backplane connection memory controls the switching configuration of the backplane interface. Locations in the backplane connection memory are associated with particular STio streams.

The BTM2 - 0 bits of each backplane connection memory allows the per-channel selection for the message or the connection mode, the constant or the variable delay mode, the high impedance control of the STio driver or the bit error test enable. See Table 25 on page 60 for the content per-channel control function.

In the switching mode, the contents of the backplane connection memory stream address bits (BSAB4-0) and channel address bits (BCAB7-0) define the source information (stream and channel) of the time slot that will be switched to the backplane STio streams. During the message mode, only the lower 8 bits (8 least significant bits) of the backplane connection memory will be transferred to the STio pins.

## 2.4 Local Connection Memory

The local connection memory controls the local interface switching configuration. Local connection memory is split into a high and a low part. Locations in the local connection memory are associated with particular STo output streams.

The LTM2 - 0 bits of each local connection memory low allows the per-channel selection for the message or the connection mode, the constant or the variable delay mode, the high impedance control of the STo driver or the bit error test enable. See Table 29 on page 62 for the content per-channel control function.

In the switching mode, the contents of the local connection memory low stream address bits (LSAB4-0) and the channel address bits (LCAB7-0) of the local connection memory defines the source information (stream and channel) of the time slot that will be switched to the local STo streams. During the message mode, only the lower 8 bits (8 least significant bits) of the local connection memory low bits are transferred to the STo pins.

In the sub-rate switching mode, although the output channels are divided up into 2 or 4-bit channels, the input streams still have 8-bit channel boundaries. Therefore, it is necessary to indicate which bits in the input 8-bit channel will be switched out to the 2 or 4-bit channel. When 2-bit or 4-bit sub-rate switching is enabled, the LSRS1-0 bits in the local connection memory high define which bit positions contains the sub-rate data.

## 2.5 DTA Data Transfer Acknowledgment Pin

The DTA pin of the microprocessor is driven LOW by internal logic to indicate that a data bus transfer is completed. When the bus cycle ends, this pin switches to the high impedance state. An external pull-up of between  $1K\Omega$  and  $10K\Omega$  is required at this output.

## 2.6 Bit Error Rate Test

The MT90866 offers users a Bit Error Rate (BER) test feature for the backplane and the local interfaces. The circuitry of the BER test consists of a transmitter and a receiver on both interfaces that can transmit and receive the BER patterns independently. The transmitter can output a pseudo random patterns of the form 2<sup>15</sup> - 1 to any channel and any stream within a frame time. For the test, users can program the output channel and stream through the backplane or local connection memory and the input channel and stream using Local or Backplane BER Input Selection (BIS) registers. See Table 16 on page 52 and Table 18 on page 52 for the LBIS and the BBIS registers contents, respectively.

The receiver receives the BER pattern and does an internal BER pattern comparison. For backplane interface, the comparison result is stored in the Backplane BER register (BBERR). For local interface, the result is stored in the Local BER register (LBERR).

#### 2.7 External Tristate Control

The MT90866 has the flexibility to provide users with the choice of external per-channel tristate control. Two control signals are provided. For the backplane interface, it is the BCSTo output. For the local interface, it is the LCSTo output. Each control signal has a data rate of 32.768Mb/s with 4,096 control bits per frame. Each bit position corresponds to a specific output stream and channel location. When the control bit is high, the corresponding output channel is in the high impedance state, whereas when the control bit is low, the corresponding output channel has active output data.

## 2.7.1 BCSTo Control Stream

When the STio0-31 streams are in the 8Mb/s mode, the STio0\_Ch0 control bit of the BCSTo stream is advanced by thirty-six C32/64o 32.768 Mb/s clock cycles from the backplane frame boundary. See Figure 8, "Backplane Control (BCSTo) Timing when the STio data rate is 8Mb/s" on page 24 for the BCSTo control bit pattern.

When the STio0-15 streams are in the 16Mb/s mode, the STio0\_Ch0 control bit of the BCSTo is advanced by thirty-six C32/64o 32.768 Mb/s clock cycles from the backplane frame boundary. See Figure 9, "Backplane Control (BCSTo) Timing when the STio data rate is 16Mb/s" on page 24 for the BCSTo control bit pattern.




Figure 8 - Backplane Control (BCSTo) Timing when the STio data rate is 8Mb/s




Figure 9 - Backplane Control (BCSTo) Timing when the STio data rate is 16Mb/s

## 2.7.2 LCSTo Control Stream

The LCSTo control bits are partitioned into 128 time slots, Slots 0 to 127. Each slot has 32 bits. Dummy bits represent logic levels which should be ignored by the users. The first control bit in Slot 0 is advanced by thirty-two C32/64o 32.768 Mb/s clock cycles from the frame boundary. See Figure 10, "Local Control (LCSTo) Timing when STo0-18 are operated at 8Mb/s" on page 25 for the partition of the time slots and the frame alignment details.


When the STo0-18 streams are operated at 8Mb/s, Slots 0 to 127 are used to represent the control bits for Channels 0 to 127 of the 8Mb/s streams. See Figure 10, "Local Control (LCSTo) Timing when STo0-18 are operated at 8Mb/s" on page 25 for the LCSTo control bit pattern.


When the STo0-18 streams are operated at 4Mb/s, Slots 2N (where N = 0 to 63) have the control bit pattern but Slots 2N+1 have dummy bits which should be ignored by the user. See Figure 11, "Local Control (LCSTo) Timing when STo0-18 are operated at 4Mb/s" on page 26 for the LCSTo control bit pattern.

When the STo0-27 streams are operated at 2Mb/s, Slots 4N (where N = 0 to 31) have the control bit pattern, but Slots 4N+1, 4N+2 and 4N+3 have dummy bits. See Figure 12, "Local Control (LCSTo) Timing when all STo0-27 are operated at 2Mb/s" on page 27 for the LCSTo control bit pattern.


When the STo streams are programmed with various data rates as described in Table 6 on page 18, the available control bit positions in every time slot is associated with the corresponding output stream channels which operate at various data rates. Figure 13, "Example of Local Control (LCSTo) Timing when the Local Streams have Different Data Rates" on page 28 gives an example when STo0-3, 4-7, 8-11, 12-15, 16-27 are programmed to operate at 8Mb/s, 4Mb/s, 8Mb/s, 4Mb/s and 2Mb/s respectively.


MT90866





MT90866





#### 2.8 DPLL

The Digital Phase Locked Loop (DPLL) accepts selectable 1.544MHz, 2.048MHz, or 8kHz input reference signals. It accepts reference inputs from independent sources and provides bit-error-free reference switching. The DPLL meets phase slope and MTIE requirements defined by the Telcordia GR-1244-CORE standard.

The DPLL also provides the timing for the rest of the MT90866 Digital Switch, generating several network clocks with the appropriate quality. Clocks are synchronized to one of two input reference clocks and meet the requirements of the H.110 clock specification.

The master clock (CLK80M) for the DPLL is provided by the Analog Phase Locked Loop (APLL) from the MT90866 master clock input pin C20i. Since the APLL output is "locked" to the input, the accuracy of CLK80M clock is equal to the accuracy of C20i.

## 2.9 MT90866 Modes of Operation

The DPLL, and consequently the MT90866, can, as required by the H.110 standard, operate in three different modes: Primary Master, Secondary Master and Slave. See Figure 14, "Typical Timing Control Configuration" on page 29.

To configure the DPLL, there are two Operation Mode registers: DOM1 and DOM2. See Table 20 on page 53 and Table 21, "DPLL Operation Mode (DOM2) Register Bits" on page 56 for the contents of these registers.

In all modes the MT90866 monitors both the "A Clocks" (C8\_A\_io and FRAME\_A\_io) and the "B Clocks" (C8\_B\_io and FRAME\_B\_io). The Fail\_A and the Fail\_B signals indicate the quality of the "A Clocks" and "B Clocks" respectively.




Figure 14 - Typical Timing Control Configuration

MT90866 Data Sheet

## 2.9.1 Primary Master Mode

In the Primary Master Mode, the MT90866 drives the "A Clocks" (C8\_A\_io and FRAME\_A\_io), by locking to the primary reference (PRI\_REF). The PRI\_REF can be provided by one of the locally derived network reference sources (LREF0-7), or the CTREF1 input or the CTREF2 input. In this mode the MT90866 has the ability to monitor the primary reference. If the primary reference becomes unreliable, the device continues driving "A Clocks" in stable Holdover Mode until it makes a **Stratum 4 Enhanced** compatible switch to the secondary reference (SEC\_REF) for its network timing. The secondary reference can be provided by one of the local network references (LREF0-7), the CTREF1 or the CTREF2.

If the primary reference comes back or recovers, the MT90866 makes a **Stratum 4 Enhanced** compatible switch back to the original primary reference and the system returns to normal operation state.

If necessary, the MT90866 can be prevented from switching back to the original primary reference by programming the RPS bit in DOM1 register to give preference to the secondary reference.

While in the Primary Master mode, the MT90866 attenuates jitter and wander above 1.52 Hz from the selected input reference clock and generates all output clocks according to the DPLL jitter transfer function diagram on Figure 19, "DPLL Jitter Transfer Function Diagram - wide range of frequencies" on page 40 and Figure 20, "Detailed DPLL Jitter Transfer Function Diagram" on page 40.

For the Primary Master mode selection, see Table 22, "MT90866 Mode Selection - By Programming DOM1 and DOM2 Registers" on page 58.

## 2.9.2 Secondary Master Mode

In the Secondary Master Mode, the MT90866 drives the "B Clocks" (C8\_B\_io and FRAME\_B\_io), by locking to the "A Clocks". As required by the H.110 standard, the "B Clocks" are edge-synchronous with the "A Clocks", as long as jitter on the "A Clocks" meets Telcordia GR-1244-CORE specifications.

If the "A Clocks" become unreliable, system software is notified and the MT90866 continues driving the "B Clocks" in stable Holdover Mode until it makes a **Stratum 4 Enhanced** compatible switch to the secondary reference (SEC\_REF) for its network timing. The secondary reference can be the local network reference (LREF0-7), the CTREF1 or the CTREF2. If the "A Clocks" can not recover, the designated secondary master can be promoted to primary master by system software. This promotion will cause the "B Clocks" to assume the role of the "A Clocks".

For the Secondary Master mode selection, see Table 22, "MT90866 Mode Selection - By Programming DOM1 and DOM2 Registers" on page 58.

#### 2.9.3 Slave Mode

In the Slave Mode, the MT90866 is phase locked to the "A Clocks". If the "A Clocks" become unreliable, the device goes to stable Holdover Mode until it makes a **Stratum 4 Enhanced** compatible switch to the "B Clocks". The MT90866 will perform all required functionality as long as the "A Clocks" and the "B Clocks" conform to the Telcordia GR-1244-CORE jitter specifications.

In addition, the device can be used to generate a CT reference (CT\_REF1 or CT\_REF2) from its network references, LREF0-7.

While the device is in Slave Mode and the "A Clocks" or the "B Clocks" do not recover, then the designated slave can be promoted to secondary master by system software. In that case, the network reference can be used as the secondary reference.

Table 22 on page 58 shows how to program the DOM1 and DOM2 registers to enable the Slave mode of the MT90866.

## 2.10 DPLL Functional Description




Figure 15 - DPLL Functional Block Diagram

## 2.10.1 Reference Select and Frequency Mode MUX Circuits

The DPLL accepts two simultaneous reference input signals and operates on their rising edges. Either the primary reference (PRI\_REF) signal or the secondary reference (SEC\_REF) signal can be selected to be the reference signal (REF) to the PLL circuit. The appropriate frequency mode input (either FREQ\_MOD\_PRI or FREQ\_MOD\_SEC) is selected to be the input of the PLL Circuit. The selection is done by the State Machine Circuit based on the current state.

The FREQ\_MOD\_PRI and the FREQ\_MOD\_SEC are 2-bit wide inputs which reflect the value in the FP1-0 and FS1-0 bits of the DOM1 register. The primary and the secondary references operate independently from each other and can have different frequencies. Switching the reference from one frequency to another does not require the device reset to be applied. Table 20 on page 53 shows input frequency selection for the primary and secondary reference respectively.

MT90866 Data Sheet

#### 2.10.2 PRI and SEC MUX Circuits

The DPLL has four different modes to handle reference failure. These modes are selected by the FDM0 and FDM1 bits of the DOM2 Register. If FDM1-0 is '10' then the Primary reference is always used regardless of failures. If FDM1-0 is '11' then the Secondary reference is always used regardless of failures. Otherwise the DPLL operates in one of two failure detection modes: Autodetect or Manual detection mode. When the FDM0 and FDM1 bits are set to low in the DOM2 register '00', the DPLL is in the Autodetect Mode. In this mode, the outputs from the Reference Monitor Circuits LOS\_PRI and LOS\_SEC are used by the State Machine Circuit. When the FDM0 bit is set to high and FDM1 bit is set to low '01', the DPLL is in the Manual Detection Mode and the LOS\_PRI and LOS\_SEC signals are selected from the PRI\_LOS and SEC\_LOS input pins to be used by the State Machine Circuit. See Table 21 on page 56 for selection of the Failure Detection Modes.

#### 2.10.3 Frame Select MUX

When the "A Clocks" or the "B Clocks" are selected as the input reference, an 8.192 MHz clock (either C8\_A\_io or C8\_B\_io) is provided to be the input reference to the PLL circuit (REF). Because the output frame pulse (CT\_FRAME) must be aligned with the selected input frame pulse, the appropriate frame pulse (either FRAME\_A\_io or FRAME\_B\_io) is selected in the Frame Select MUX circuit to be the input of the PLL circuit (FRAME).

#### 2.10.4 CT Clock and Frame Monitor Circuits

The CT Clock and Frame Monitor circuits check the period of the C8\_A\_io and the C8\_B\_io clocks and the FRAME\_A\_io and FRAME\_B\_io frame pulses. According to the H.110 specification, the C8 period is 122 ns with a tolerance of +/- 35 ns measured between rising edges. If C8 falls outside the range of [87 ns,157 ns], the clock is rejected and the fail signal (FAIL\_A or FAIL\_B) becomes high. The Frame pulse period is measured with respect to the C8 clock. The frame pulse period must have exactly 1024 C8 cycles. Otherwise, the fail signal (FAIL\_A or FAIL\_B) becomes high. When the CT BUS clock and frame pulse signals return to normal, the FAIL\_A or FAIL\_B signal returns to logic low.

#### 2.10.5 Reference Monitor Circuits

There are two Reference Monitor Circuits: one for the primary reference (PRI\_REF) and one for the secondary reference (SEC\_REF). These two circuits monitor the selected input reference signals and detect failures by setting up the appropriate fail outputs (FAIL\_PRI and FAIL\_SEC). These fail signals are used in the Autodetect mode as the LOS\_PRI and LOS\_SEC signals to indicate when the reference has failed. The method of generating a failure depends on the selected reference.

When the selected reference frequency is 8.192 MHz ("A Clocks" or "B Clocks"), the fail signals are passed through from the CT Clock and Frame Monitor circuit outputs FAIL\_A and FAIL\_B, and used directly as FAIL\_PRI and FAIL\_SEC, accordingly.

For all other reference frequencies (8 kHz, 1.544 MHz and 2.048 MHz), the following checks are performed:

- For all references, the "minimum 90 ns" check is done. This is required by the H.110 specifications both low level and high level of the reference must last for minimum 90 ns each.
- The "period in the specified range" check is done for all references. The length of the period of the selected input reference is checked if it is in the specified range. For the E1 (2.048 MHz clock) or the T1 (1.544 MHz clock) reference, the period of the clock can vary within the range of 1 +/- 1/4 of the defined clock period which is 488 ns for the E1 clock and 648 ns for T1 clock. For the 8KHz reference, the variation is from 1 +/- 1/32 period.
- If the selected reference is E1 or T1, "64 periods in the specified range" check is done. The selected reference is observed for a long period (64 reference clock cycles) and checked if it is within the specified range from 62 to 66 clock periods.

These reference signal verifications include a complete loss or a large frequency shift of the selected reference signal. When the reference signal returns to normal, the LOS\_PRI and LOS\_SEC signals will return to logic low.

#### 2.10.6 State Machine Circuit

The State Machine handles the reference selection. Depending on REF\_SEL and LOS signals (selection between FAIL\_PRI and PRI\_LOS and between FAIL\_SEC and SEC\_LOS), the state machine selects PRI\_REF or SEC\_REF as the current input reference and dictates the PLL Circuit mode: Normal or Holdover Mode. In the Normal Mode, the DPLL output clocks are locked to the selected input reference (PRI\_REF or SEC\_REF). In the Holdover Mode, the DPLL clocks retain the phase and frequency values they had 32 to 64 ms prior to moving from the Normal to the Holdover Mode. When going from the Holdover to the Normal Mode, the State Machine activates the MTIE circuit and goes through the states MTIE PRI or MTIE SEC to prevent a phase shift of the output clocks during the DPLL reference switch (from PRI\_REF to SEC\_REF and vice versa). The state diagram is given in Figure 16, "State Machine Diagram" on page 33.




Figure 16 - State Machine Diagram

MT90866 Data Sheet

## 2.10.7 Phase Locked Loop (PLL) Circuit

As shown in Figure 17, "Block Diagram of the PLL Module" on page 34, the PLL module consists of a Skew Control, Maximum Time Interval Error (MTIE), Phase Detector, Phase Offset Adder, Phase Slope Limiter, Loop Filter, Digitally Controlled Oscillator (DCO), Divider and Frequency Select MUX modules.




Figure 17 - Block Diagram of the PLL Module

#### 2.10.7.1 Skew Control

The circuit delays a selected reference input with a tapped delay line with seven taps - see Figure 18, "Skew Control Circuit Diagram" on page 34. The maximum delay of the per unit delay element is factored at intervals of 3.5ns. The tap is selected by the SKEW\_CONTROL bus which is programmed by the SKC2-SKC0 bits of the DPLL Output Adjustment (DPOA) register. The skew of this input will result in a static phase offset which varies from 0 to 7 steps of the maximum delay per unit delay element, between the input and the outputs of the DPLL.




Figure 18 - Skew Control Circuit Diagram

#### 2.10.7.2 Maximum Time Interval Error (MTIE)

The MTIE circuit prevents any significant change in the output clock phase during a reference switch. Because the input references can have any relationship between their phases and the output follows the selected input reference, any switch from one reference to another could cause a large phase jump in the output clock if such a circuit did not exist. This large phase jump could cause significant data loss. The MTIE circuit keeps the phase difference between the output clock of the DPLL and the input reference the same as if the reference switch had not taken place.

The MTIE circuit has two modes:

- Measuring mode - the circuit measures the phase difference between the new reference from the Skew Control circuit and the feedback signal (FEEDBACK) from the Frequency Select MUX circuit. This mode is active during the movement of the DPLL from the Holdover to the Normal Mode, and is set by the MTIE\_START signal of the State machine module. The measured value is stored into a counter and used in the Delay mode. When the measurement process is done, the State Machine module is notified by generating the MTIE\_DONE signal, allowing it to go to the Normal Mode.

Delay mode - after the rising edge of the new reference clock from the Skew Control circuit, the MTIE circuit uses the measured value to generate the virtual reference pulse (REF\_VIR) to the Phase Detector circuit. While the DPLL is in the Normal Mode, the MTIE Circuit is in Delay mode. It keeps the phase difference between the output signals of the DPLL and selected input reference as the previous output signal would have been if the reference switch had not taken place.

During a reference switch, the State Machine module first changes the mode of the DPLL from the Normal to the Holdover Mode. In the Holdover Mode, the DPLL no longer uses the virtual reference signal, but generates very accurate outputs using storage techniques.

Because the input reference coming from the Skew Control circuit is asynchronous to the sampling clock used in the MTIE circuit, a phase error may exist between the selected input reference signal and the output signal of the DPLL. In the worst case, the Maximum Time Interval Error (MTIE) is one period of the internally used clock cycle (65.536 MHz if the selected reference frequency is 8 kHz, 2.048 MHz and 8.192 MHz, and 49.408 MHz when the selected reference frequency is 1.544 MHz). This phase error is a function of the difference in phase between the two input reference signals during reference rearrangements. Each time a reference switch is made, the delay between the input signal and the output signal can change. The value of this delay is the accumulation of the error measured during each reference switch. After many switches from one reference to another, the delay between the selected input reference and the DPLL output clocks can become unacceptably large. The user should provide MTIE reset (set MRST bit in the DOM2 register to high) causing output clocks to align to the nearest edge of the selected input reference.

## 2.10.7.3 Phase Detector

The Phase Detector circuit compares the virtual reference signal from the MTIE Circuit (REF\_VIR) with the feedback signal from the Frequency Select MUX circuit (FEEDBACK) with respect to their rising edges, and provides an error signal corresponding to the phase difference between the two. This error signal is passed to the Phase Offset Adder Circuit. The Frequency Select MUX allows the proper feedback signal to be selected (e.g. 8kHz, 1.544MHz, 2.048MHz or 8.192MHz).

#### 2.10.7.4 Phase Offset Adder

The Phase Offset Adder Circuit adds the PHASE\_OFFSET word (bits POS6-POS0 of the DPLL Output Adjustment register - see Table 23 on page 59) to the error signal from the Phase Detector circuit to create the final phase error. This value is passed to the Phase Slope Limiter circuit. The PHASE\_OFFSET word can be positive or negative. Since the PLL will stabilize to a situation where the average of the sum of the phase offset word and the phase detector output is zero, a nonzero value in the input of the Phase Offset Adder circuit will result in a static phase offset between the input and output signals of the DPLL.

If the selected input reference of the DPLL is either 8KHz or 2.048 MHz, the step size in this static phase offset is 15.2ns. With a 7-bit 2's complement value, the static phase offset can be set between -0.96 $\mu$ s and +0.97 $\mu$ s. If the selected input reference of the DPLL is 1.544 MHz, the maximum phase offset is between -1.27 $\mu$ s and 1.29 $\mu$ s with a resolution of 20.2ns.

Together with the Skew Control bits (SKC2-SKC0), users can program a static phase offset between -960 ns and +990 ns if the selected input reference of the DPLL is either 8kHz or 2.048MHz. If the selected reference is 1.544MHz, the programmable phase offset is between - $1.27\mu s$  and  $1.30\mu s$ . For the programmable ranges mentioned above, the resolution is 1.9 ns per step. See Table 23 on page 59 for the content of the DPOA register.

MT90866 Data Sheet

When the selected input reference frequency of the DPLL is 8.192 MHz ("A Clocks" or "B Clocks" are selected as the reference), the Phase Offset Adder is bypassed. The output of the Phase Detector circuit is connected directly to the input of the Phase Slope Limiter circuit. When an 8.192 MHz clock (C8\_A\_io or C8\_B\_io) is used as the reference in the Secondary Master or the Slave mode, the H.110 standard requires the output clock to always follow the input reference on an edge-to-edge basis, so the static phase offset is not required.

## 2.10.7.5 Phase Slope Limiter

The limiter receives the error signal from the Phase Offset Adder circuit and ensures that the DPLL responds to all input transient conditions with a maximum output phase slope of 7.6 ns per 125us. Because of this slope, the MT90866 is within the maximum phase slope of 81 ns per 1.326ms specified by the Telcordia GR-1244-CORE standard.

The frequency stability of the Holdover Mode is  $\pm 0.07$  ppm, which translates to a worst case 49 frame (125 $\mu$ s) slips in 24 hours. This is better than the Telcordia GR-1244-CORE Stratum 3 requirement of  $\pm 0.37$  ppm (255 frame slips per 24 hours).

## 2.10.7.6 Loop Filter

The Loop Filter circuit gives frequency offset to the DCO circuit, based on the phase difference between the input and the feedback reference. It is similar to a first order low pass filter, with two positions for cut-off frequency (-3dB attenuation) depending on the selected reference frequency, and it mainly determines the jitter transfer function of the DPLL.

In Primary Master mode when the selected input reference frequency is either 2.048 MHz, 1.544 MHz or 8 kHz, the cut-off frequency is approximately at 1.52Hz and all the reference variations, including jitter, are attenuated according to the DPLL jitter transfer function (see Figure 19, "DPLL Jitter Transfer Function Diagram - wide range of frequencies" on page 40 and Figure 20, "Detailed DPLL Jitter Transfer Function Diagram" on page 40). The Loop Filter circuit ensures that the jitter transfer requirements in ETS 300-011 and Telecordia GR-499-CORE are met when the selected reference frequency is either 2.048 MHz, 1.544 MHz or 8 kHz.

When the selected input reference frequency is 8.192 MHz (i.e. in Secondary Master or Slave modes), the reference variations are bypassed to the output clocks. The cut-off frequency is well beyond 500Hz, the corner frequency of the Telcordia GR-1244-CORE input jitter tolerance curve.

The storage techniques, which enable generating very accurate output frequencies during the Holdover Mode of DPLL, are built into the Loop Filter circuit. When no jitter is presented on the selected input reference, the holdover frequency stability is 0.007 ppm.

#### 2.10.7.7 Digitally Controlled Oscillator (DCO)

The DCO circuit adds frequency offset from the Loop Filter, which represents the phase error between the input and the feedback reference, to the ideal center frequency value and generates appropriately corrected output high speed clock. The Synchronization method of the DCO is dependent on the state of the DPLL State Machine module.

In the Normal Mode, the DCO circuit provides an output signal which is frequency and phase locked to the selected input reference signal.

In the Holdover Mode, the DCO circuit is running at a frequency that is equal to the frequency which was generated by the DCO circuit when the DPLL was in the Normal Mode.

In the Freerun Mode, the DCO circuit is free running at its center frequency with an output accuracy equal to the accuracy of the device master clock (C20i).

The DPLL intrinsic jitter of 6.25 ns (half of the DPLL master clock period) is determined by the DCO circuit.

#### 2.10.7.8 Divider

The Divider Circuit divides the DCO output frequency down to the required outputs. The following outputs are generated:

- C64 (65.536 MHz clock) used as the internal clock for the MT90866 device.
- CT\_C8 (8.192 MHz clock), C2M (2.048 MHz clock), C1M50 (1.544 MHz clock) and CT\_FRAME (8 kHz negative frame pulse) feedback reference signals to the Frequency Select MUX Circuit.

The CT\_FRAME and the CT\_C8 are required clocks. C1M5o is provided as an output clock of the MT90866.

The duty cycle of all output signals is independent of the duty cycle of the device master clock, C20i. The CT\_C8, C2M and C1M5o clocks have nominal 50% duty cycle,

The output frame pulse (CT\_FRAME) is generated in such a way that it is always aligned with the CT\_C8 clock to form the required H.110 CT Bus clock and frame pulse shape (when the CT\_FRAME is low the rising edge of the CT\_C8 defines the frame boundary). Depending on the selected input reference frequency, the CT\_FRAME is generated in the following way:

- When the input reference frequency is 8 kHz, the output frame pulse is aligned with the rising edge of the reference.
- When the reference frequency is either 2.048 MHz or 1.544 MHz, the CT\_FRAME randomly defines the output frame boundary, always keeping the described relation to the CT\_C8 clock.
- When the reference frequency is 8.192 MHz, the output frame pulse (CT\_FRAME) has to be aligned with the input frame pulse (FRAME\_A\_io or FRAME\_B\_io). Since an 8.192 MHz clock (either C8\_A\_io or C8\_B\_io) is used as the reference clock, the selected frame pulse from the Frame Select MUX is provided as the input to the Divider circuit and the CT\_FRAME is synchronized to it.

## 2.10.7.9 Frequency Select MUX Circuit

According to the selected input reference of the DPLL, this MUX will select the appropriate output frequency to be the feedback signal to the PLL and MTIE Circuits.

#### 2.10.8 Modes of Operation

The DPLL can operate in two main modes: the Normal and the Holdover Mode. Each of these modes has two states: the primary or the secondary state. The state depends on which reference is currently selected as the preferred reference the PRI\_REF or the SEC\_REF. When the DPLL is in the Holdover Mode and the HRST bit of the DOM2 register is pulsed logic high (or held high continuously), the DPLL operates in Freerun Mode.

#### **2.10.8.1** Normal Mode

Normal Mode is typically used when a clock source synchronized to the network is required.

In the Normal Mode, the DPLL provides timing (C64, CT\_C8, C2M and C1M5o) and frame synchronization (CT\_FRAME) signals which are synchronized to one of two input references (PRI\_REF or SEC\_REF). The input reference signal may have a nominal frequency of 8kHz, 1.544MHz, 2.048MHz or 8.192 MHz.

From a device reset condition or after reference switch, the DPLL can take up to 50 seconds to phase lock the output signals to the selected input reference signal.

MT90866 Data Sheet

#### 2.10.8.2 Holdover Mode

Holdover Mode is typically used for short durations while network synchronization is temporarily disrupted.

If the FDM1-0 bits are programmed to '01' in the DOM2 register and the PRI\_LOS and SEC\_LOS pins are high, the DPLL is in the Holdover Mode. The DPLL can also be in the Holdover Mode if the FDM1-0 bits are programmed to '00' and the SLS and PLS bit are observed as '11' in the DPLL House Keeping Register (DHKR).

In the Holdover Mode, the DPLL provides timing and synchronization signals which are based on storage techniques and are not locked to an external reference signal. The storage value is determined while the device is in Normal Mode and locked to an external reference signal. When the DPLL is in the Normal Mode and locks to the input reference signal, a numerical value corresponding to the DPLL output reference frequency is stored alternately in two memory locations every 32ms. When the device is switched into the Holdover Mode, the value in memory from between 32ms and 64ms is used to set the output frequency of the device.

The frequency stability of the Holdover Mode is  $\pm 0.07$  ppm, which translates to a worst case 49 frame (125 $\mu$ s) slips in 24 hours.

Two factors affect the frequency stability of the Holdover Mode. The first factor is the drift on the frequency of the master clock (C20i) while in the Holdover Mode. Drift on the master clock directly affects the Holdover Mode stability. Note that the absolute master clock stability does not affect the Holdover Frequency stability, only the change in C20i stability while in Holdover. For example, a  $\pm 32$  ppm master clock may have a temperature coefficient of  $\pm 0.1$ ppm/ °C. So a 10 degree change in temperature, while the DPLL is in the Holdover Mode may result in an additional offset (over the  $\pm 0.07$  ppm) in frequency stability of  $\pm 1$  ppm, which is much greater than the  $\pm 0.07$  ppm of the DPLL. The second factor affecting Holdover frequency stability is large jitter on the reference input prior to the mode switch.

#### 2.10.8.3 Freerun Mode

When the DPLL is in the Holdover Mode and the HRST bit of the DOM2 register is pulsed logic high (or held high continuously), the device is in Freerun Mode.

In Freerun Mode, the DPLL provides timing and synchronization signals which are based on the frequency of the master clock (C20i) only, and are not synchronized to the reference input signals. The frequency of the output signals is an ideal frequency with the freerun accuracy of -0.03 ppm plus the accuracy of the master clock (i.e. CT\_C8 has frequency of 8.192 MHz +/- C20i\_accuracy - 0.03 ppm).

Freerun Mode is typically used when a master clock source is required, or immediately following system power-up before network synchronization is achieved.

#### 2.10.9 Measures of Performance

The following are some the DPLL performance indicators and their corresponding definitions.

#### 2.10.9.1 Intrinsic Output Jitter

Intrinsic jitter is the jitter produced by the synchronizing circuit and is measured at its output. It is measured by applying a reference signal with no jitter to the input of the device, and measuring its output jitter. Intrinsic jitter may also be measured when the device is in a non-synchronizing mode, such as free running or holdover, by measuring the output jitter of the device. Intrinsic jitter is usually measured with various band-limiting filters depending on the applicable standards.

For the DPLL, the intrinsic output jitter is determined by the master clock of the DPLL (CLK80M). The edges of the DPLL output clocks are synchronous to both edges of the master clock. That gives a resolution of 6.25 ns with an 80 MHz master clock. The intrinsic output jitter is then 6.25ns<sub>PP</sub> for all output clocks. Jitter on the master clock is transferred without attenuation to the output clocks.

#### 2.10.9.2 Jitter Tolerance

Jitter tolerance is a measure of the ability of a PLL to operate properly without cycle slips (i.e., remain in lock and regain lock in the presence of large jitter magnitudes at various jitter frequencies) when jitter is applied to its reference. The applied jitter magnitude and the jitter frequency depends on the applicable standards. The input jitter tolerance of the DPLL depends on the selected reference frequency and can not exceed:  $\pm$  15 U.I. for E1 or T1 references, and  $\pm$  1 U.I. for 8 kHz references.

#### 2.10.9.3 Jitter Transfer

Jitter transfer or jitter attenuation refers to the magnitude of jitter at the output of a device for a given amount of jitter at the input of the device. Input jitter is applied at various amplitudes and frequencies, and output jitter is measured with various filters depending on the applicable standards.

In slave and secondary master mode the H.110 standard requires the "B Clocks" to be edge-synchronous with the "A Clocks", as long as jitter on the "A Clocks" meets Telcordia GR-1244-CORE specifications. Therefore in these two modes no jitter attenuation is performed

In primary master mode the jitter attenuation of the DPLL is determined by the internal 1.52Hz low pass Loop Filter and the Phase Slope Limiter. Figure 19, "DPLL Jitter Transfer Function Diagram - wide range of frequencies" on page 40 shows the DPLL jitter transfer function diagram in a wide range of frequencies, while Figure 20, "Detailed DPLL Jitter Transfer Function Diagram" on page 40 is the portion of the diagram from Figure 19 around 0dB of the jitter transfer amplitude. At this point it is possible to see that when operating in primary master mode the DPLL is a second order, type 2 PLL. The jitter transfer function can be described as a low pass filter to 1.52Hz, -20dB/decade, with peaking less then 0.5 dB.

All outputs are derived from the same signal, therefore these diagrams apply to all outputs. Since 1U.I. at 1.544MHz (648ns<sub>PP</sub>) is not equal to 1 U.I. at 2.048MHz (488ns<sub>PP</sub>). a transfer value using different input and output frequencies must be calculated in common units (e.g. seconds) as shown in the following example:

What is the T1 and E1 output jitter when the T1 input jitter is 20 U.I. (T1 U.I. Units) and the T1 to T1 jitter attenuation is 18 dB, for a given jittering frequency?

$$OutputT1 = InputT1 \times 10$$

$$OutputT1 = 20 \times 10 \qquad = 2.5 UI(T1)$$

$$OutputE1 = OutputT1 \times \frac{(1 UIT1)}{(1 UIE1)}$$

$$OutputE1 = OutputT1 \times \frac{(644ns)}{(488ns)} = 3.3 UI(T1)$$

Using the method mentioned above, the jitter attenuation can be calculated for all combinations of inputs and outputs.

Because intrinsic jitter is always present, the jitter attenuation will appear to be lower for small input jitter signals than for large ones. Consequently, accurate jitter transfer function measurements are usually made with large input jitter signals (e.g., 75% of the specified maximum jitter tolerance).




Figure 19 - DPLL Jitter Transfer Function Diagram - wide range of frequencies




Figure 20 - Detailed DPLL Jitter Transfer Function Diagram

### 2.10.9.4 Frequency Accuracy

Frequency accuracy is defined as the absolute tolerance of an output clock signal when the DPLL is not locked to an external reference, but is operating in the Freerun Mode. Because the output of the DCO Circuit has only discrete values, the output frequency of the DPLL has the limited accuracy of 0.03 ppm based upon the design implementation. In addition, the master clock (C20i) accuracy also directly affects the freerun accuracy. The freerun accuracy is then, 0.03 ppm plus the master clock accuracy.

## 2.10.9.5 Holdover Frequency Stability

Holdover frequency stability is defined as the maximum fractional frequency offset of an output clock signal when it is operating using a stored frequency value. For the DPLL, the stored value is determined while the device is in Normal Mode and locked to an external reference signal. As a result, when the DPLL is in the Normal Mode, the stability of the master clock (C20i) does not affect the holdover frequency stability because the DPLL will compensate for master clock changes while in Normal Mode. However, when the DPLL is in the Holdover Mode, the stability of the master clock does affect the Holdover frequency stability. The holdover frequency stability is 0.07 ppm when no jitter is presented to input reference clock.

#### 2.10.9.6 Locking Range

The locking range is the input frequency range over which the DPLL must be able to pull into synchronization and to maintain the synchronization. The locking range is defined by the Loop Filter Circuit and is equal to +/- 298 ppm.

Note that the locking range is related to the master clock (C20i). If the master clock is shifted by -100 ppm, the whole locking range also shifts -100 ppm downwards to be: -398ppm to 198ppm.

## 2.10.9.7 **Phase Slope**

The phase slope or the phase alignment speed is the rate at which a given signal changes phase with respect to an ideal signal. The given signal is typically the output signal. The ideal signal is of constant frequency and is nominally equal to the value of the final output signal or final input signal. Many telecom standards like Telcordia GR-1244-CORE state that the phase slope may not exceed a certain value, usually 81ns/1.327ms (61ppm). This can be achieved by limiting the phase detector output to 61ppm or less.

In the DPLL when operating in primary master mode the Phase Slope Limiter Circuit achieves the maximum phase slope to be: 56 ppm or 7.0ns/125us. When operating in secondary master or slave mode the output edges follow the input edges in accordance with the H.110 standard

## 2.10.9.8 Maximum Time Interval Error (MTIE)

MTIE is the maximum peak to peak delay between a given timing signal and an ideal timing signal within a particular observation period.

For the DPLL, the maximum time interval error is less then 21 ns per reference switch.

#### 2.10.9.9 Phase Lock Time

The Phase Lock Time is the time it takes the PLL to phase lock to the input signal. Phase lock occurs when the input and the output signals are not changing in phase with respect to each other (not including jitter).

Lock time is very difficult to determine because it is affected by many factors which include:

- i) initial input to output phase difference
- ii) initial input to output frequency difference
- iii) PLL loop filter
- iv) PLL limiter

MT90866 Data Sheet

Although a short phase lock time is desirable, it is not always possible to achieve due to other PLL requirements. For instance, better jitter transfer performance is achieved with a lower frequency loop filter which increases lock time, but better (smaller) phase slope performance (limiter) results in longer lock times. The DPLL loop filter and limiter were optimized to meet the Telcordia GR-499-CORE jitter transfer and Telcordia GR-1244-CORE phase alignment speed requirements. Consequently, phase lock time, which is not a standards requirement, is less than 50 seconds.

#### 2.11 Initialization of the MT90866

During power up, the  $\overline{TRST}$  pin should be pulled low to ensure that the MT90866 is in the functional mode. An external pull-down resistor is required on this pin so that the MT90866 will not enter the JTAG test mode during power up.

After power up, the contents of the connection memory can be in any state. The ODE pin should be held low after power up to keep all serial outputs in a high impedance state until the microprocessor has initialized the switching matrix. This procedure prevents two serial outputs from driving the same stream simultaneously.

During the microprocessor initialization routine, the microprocessor should program the desired active paths through the switch. The memory block programming feature can also be used to quickly initialize the backplane and local connection memories.

When this process is completed, the microprocessor controlling the MT90866 can bring the ODE pin high to relinquish the high impedance state control.

## 2.12 JTAG Support

The MT90866 JTAG interface conforms to the Boundary-Scan IEEE1149.1 standard. The operation of the boundary-scan circuitry is controlled by an external Test Access Port (TAP) Controller.

#### 2.12.1 Test Access Port (TAP)

The Test Access Port (TAP) accesses the MT90866 test functions. It consists of three input pins and one output pin as follows:

- Test Clock Input (TCK) TCK provides the clock for the test logic. The TCK does not interfere with any
  on-chip clock and thus remains independent in the functional mode. The TCK permits shifting of test data
  into or out of the Boundary-Scan register cells concurrently with the operation of the device and without
  interfering with the on-chip logic.
- Test Mode Select Input (TMS) The TAP Controller uses the logic signals received at the TMS input to
  control test operations. The TMS signals are sampled at the rising edge of the TCK pulse. This pin is
  internally pulled to Vdd when it is not driven from an external source.
- Test Data Input (TDI) Serial input data applied to this port is fed either into the instruction register or into
  a test data register, depending on the sequence previously applied to the TMS input. Both registers are
  described in a subsequent section. The received input data is sampled at the rising edge of TCK pulses.
  This pin is internally pulled to Vdd when it is not driven from an external source.
- **Test Data Output (TDO)** Depending on the sequence previously applied to the TMS input, the contents of either the instruction register or data register are serially shifted out towards the TDO. The data out of the TDO is clocked on the falling edge of the TCK pulses. When no data is shifted through the boundary scan cells, the TDO driver is set to a high impedance state.
- Test Reset (TRST) Resets the JTAG scan structure. This pin is internally pulled to Vdd when it is not driven from an external source.

#### 2.12.2 Instruction Register

The MT90866 uses the public instructions defined in the IEEE 1149.1 standard. The JTAG Interface contains a four-bit instruction register. Instructions are serially loaded into the instruction register from the TDI when the TAP Controller is in its shifted-IR state. These instructions are subsequently decoded to achieve two basic functions: to select the test data register that may operate while the instruction is current and to define the serial test data register path that is used to shift data between TDI and TDO during data register scanning.

## 2.12.3 Test Data Register

As specified in IEEE 1149.1, the MT90866 JTAG Interface contains three test data registers:

- The Boundary-Scan Register The Boundary-Scan register consists of a series of Boundary-Scan cells arranged to form a scan path around the boundary of the MT90866 core logic.
- **The Bypass Register** The Bypass register is a single stage shift register that provides a one-bit path from TDI to its TDO.

The Device Identification Register - The JTAG device ID for the MT90866 is 0086614B<sub>H</sub>.

Version<31:28>: 0000

Part No. <27:12>: 0000 1000 0110 0110

Manufacturer ID<11:1>: 0001 0100 101

LSB<0>: 1

#### 2.12.4 BSDL

A BSDL (Boundary Scan Description Language) file is available from Zarlink Semiconductor to aid in the use of the IEEE 1149 test interface.

## 3.0 Register Descriptions

Read/Write Address: 0000<sub>H</sub> Reset Value: 0000<sub>H</sub> 15 14 13 12 11 10 9 8 7 6 5 3 2 1 0 0 STS3 STS2 STS1 STS0 PRST CBEBB SBERB CBERL SBERL 0 MBP MS2 MS1 MS0 0

Bit	Name			Desc	ription									
15-14	Unused	Reserved.												
13-12	STS3-2			and Clock Output S ut frame pulse (ST_FI		o bits are used to select CKo1).								
		STS3 0 0 1	STS2 0 1	ST_FPo1 Pulse Width 244ns 122ns 61ns	ST_CKo1 Freq 4.096MHz 8.192MHz 16.384MHz									
11-10	STS1-0	different ST-BUS	ST-BUS Frame Pulse and Clock Output Selection 0: These two bits are used to select different ST-BUS output frame pulse (ST_FPo0) and clock (ST_CKo0).											
		STS1 STS0 ST_FPo0 Pulse Width ST_CKo0 Freq												
		0	0	244ns	4.096MHz									
		0	1	122ns	8.192MHz									
		1	0	61ns	16.384MHz									
9	PRST	PRBS Reset: W	Vhen h	igh, the PRBS transm	nitter output will be ini	tialized.								
8	CBERB			Rate Clear: A low to herror counter and the										
7	SBERB			Error Rate Test: A low e test. The bit error te		this bit starts the backplane BER register								
6	CBERL			Clear: A low to high tr		I reset the local internal								
5	SBERL			Rate Test: A low to hi test result is kept in the	•	t starts the local bit error (LBERR).								
4	Unused	Reserved. In fu	nction	al mode, this bit MUS	T be low.									
3	MBP	programming fe	ature i	amming: When this be s ready for the progra and local connection me	mming of bit 13 to bit	15 of the backplane								

Table 9 - Control Register (CR) Bits

Bit	Name		Description											
2-0	MS2-0	Memory Select memories.	and data											
		MS2	MS11	MS0	Memory Selection									
		0	0	0	Local Connection Memory Low Read/Write									
		0	0	1	Local Connection Memory High Read/Write									
		0	1	0	Backplane Connection Memory Read/Write									
		0	0 1 1 Local Data Memory Read											
		1	1 0 0 Backplane Data Memory Read											
		1												

Table 9 - Control Register (CR) Bits (continued)

Read/Write Address: 0001<sub>H</sub> Reset Value: 0000<sub>H</sub> 9 7 6 3 2 1 14 13 12 11 10 8 5 4 0 15 LG40 0 BMS LG41 LG32 LG31 LG30 LG22 LG21 LG20 LG12 LG11 LG10 LG02 LG01 LG00

	<u> </u>												
Bit	Name	Description											
15	Unused	Reserved.											
14	BMS	Backplane Mod	de Select:	: This bit refe	ers to the different	mode for the backplan	e interface.						
		Γ	BMS S	witching Mo	de Usable Streams	7							
			0	8Mb/s	STio0 - 31								
			1	16Mb/s	STio0 - 15								
13-12	LG41-LG40	4(STi16-27 and LG41 0											
		0	0	4Mb/s 2Mb/s	STi16-18, STo1 STi16-27, STo1								
11-9	LG32-LG30	•	:-15 and S	STo12-15) of	the local interface	different switching mo	ode for						
		0	0	0		STi12-15. STo12-15	-						
		0	0	1	4Mb/s	STi12-15, STo12-15							
		0	1	0	2Mb/s	STi12-15, STo12-15							
		0	1	1 4	4-bit wide subrate	STi12-15, STo12-15							
		1	0	0	2-bit wide subrate	STi12-15, STo12-15							
11-9	LG32-LG30	Local Group 3 group 3 (STi12  LG32 0 0 0 0	3 Mode So -15 and S -15 and S - 0 0 1 1	elect: These STo12-15) of LG30 0 1 0 1 0	se three bits refer to the local interface  Switching Mode  8Mb/s  4Mb/s  2Mb/s  4-bit wide subrate	Usable Streams STi12-15, STo12-1 STi12-15, STo12-1 STi12-15, STo12-1 STi12-15, STo12-1	15 15 15						

Table 10 - Device Mode Selection (DMS) Register Bits

Bit	Name		Description											
8-6	LG22-LG20					se three bits refer to he local interface.	different switching mod	e for						
			LG22	LG21	LG20	Switching Mode	Usable Streams							
			0	0	STi8-11, STo8-11									
			0	0	STi8-11, STo8-11									
			0	1	0	2Mb/s	STi8-11, STo8-11							
			0	1	1	4-bit wide subrate	STi8-11, STo8-11							
			1	STi8-11, STo8-11										
			roup 1 (STi4-7 and STo4-7) of the local interface.    LG12   LG11   LG10   Switching Mode   Usable Streams											
		group	(01117)	and 0101	7 ) 01 1110									
			0	STi4-7, STo4-7										
			0	0	0	8Mb/s 4Mb/s	STi4-7, STo4-7							
			0	1	0	2Mb/s	STi4-7, STo4-7							
			0	1	1	4-bit wide subrate	STi4-7, STo4-7							
			1	0	0	2-bit wide subrate	STi4-7, STo4-7							
				U	U	2-bit wide sublate	3114-7, 3104-7							
2-0	LG02-LG00		•			se three bits refer to local interface.	different switching mod	es for						
	1	LG02 LG01 LG00 Switching Mode Usable Streams												
			LOUZ	LGUI	LGUU	Switching wode								
			0	0	0	8Mb/s	STi0-3, STo0-3							
						_	STi0-3, STo0-3 STi0-3, STo0-3							
			0	0	0	8Mb/s	STi0-3, STo0-3							
			0	0	0	8Mb/s 4Mb/s	STi0-3, STo0-3 STi0-3, STo0-3							

Table 10 - Device Mode Selection (DMS) Register Bits (continued)

ad/Writeset Val			0002 <sub>F</sub>	1											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	BBPD2	BBPD1	BBPD0	LBPD2	LBPD1	LBPD0	BPE	0	0

Bit	Name	Description
15-9	Unused	Reserved. In functional mode, these bits MUST be low.
8-6	BBPD2-0	Backplane Block Programming Data Bits: These bits carry the value to be loaded into the backplane connection memory block whenever the Memory Block Programming feature is activated. After the MBP bit in the control register is set to high and the BPE is set to high, the contents of the bits BBPD2 - 0 are loaded into bits 15 - 13 of the backplane connection memory. Bits 12 - 0 of the backplane connection memory are programmed to be zero.

Table 11 - Block Programming Mode (BPM) Register Bits

Bit	Name	Description
5-3	LBPD2-0	Local Block Programming Data Bits: These bits carry the value to be loaded into the local connection memory low whenever the Memory Block Programming feature is activated. After the MBP bit in the control register is set to high and the BPE is set to high, the contents of the bits LBPD2 - 0 are loaded into bits 15 - 13 of the local connection memory low. Bits 12 - 0 of the local connection memory low and bits 15 - 0 of the local connection memory high are programmed to be zero.
2	BPE	Block Programming Enable: A low to high transition of this bit enables the Memory Block Programming function. The BPE, BBPD2-0 and LBPD2-0 in the BPM register have to be defined in the same write operation. Once the BPE bit is set to high, MT90866 requires two frames to complete the block programming. After the block programming has finished, the BPE bit returns to low to indicate that the operation is complete. When BPE is high, BPE or MBP can be set to low to abort the programming operation. When BPE is high, the other bits in the BPM register must not be changed for two frames to ensure proper operation.  Whenever the microprocessor writes BPE to be high to start the block programming function, the user must maintain the same logical value on the other bits in the BPM register to avoid any change in the setting of the device.
1-0	Unused	Reserved. In functional mode, these bits MUST be low.

Table 11 - Block Programming Mode (BPM) Register Bits (continued)

Read/W	/rite Ad	ddresse	es: 00	004 <sub>H</sub> fo	r LIDR	0 regis	ter,	0005 <sub>H</sub> for LIDR1 register,							
			00	006 <sub>H</sub> fo	r LIDR	2 regis	ter,	0007 <sub>H</sub>	for LIE	DR3 re	gister,				
			00	008 <sub>H</sub> fo	r LIDR	4 regis	ter,	0009 <sub>H</sub> for LIDR5 register,							
			00	OOA <sub>H</sub> fo	r LIDR	6 regis	ster,	000B <sub>H</sub>	for LII	DR7 re	gister,				
			00	OOC <sub>H</sub> fo	or LIDF	R8 regis	ster,	000D <sub>H</sub>	for LII	DR9 re	gister,				
Reset V															
15															0
LIDR0 0	IDR0 0 LID24 LID23 LID22 LID21 LID20 LID14 LID13									LID10	LID04	LID03	LID02	LID01	LID00
LIDR1 0	LID54	LID53	LID52	LID51	LID50	LID44	LID43	LID42	LID41	LID40	LID34	LID33	LID32	LID31	LID30
		ı	1	ı	1	1	1	ı		1	1	ı	1	ı	
LIDR2 0	LID84	LID83	LID82	LID81	LID80	LID74	LID73	LID72	LID71	LID70	LID64	LID63	LID62	LID61	LID60
	115444	110440	1.15.440	110444	1.15.440	Libia	1.15.400	110400	110101	Lubias	1.1504		Libes	1.1504	Lubaa
LIDR3 0	LID114	LID113	LID112	LID111	LID110	LID104	LID103	LID102	LID101	LID100	LID94	LID93	LID92	LID91	LID90
LIDR4 0	LID144	LID143	LID142	LID141	LID140	LID134	LID133	LID132	LID131	LID130	LID124	LID123	LID122	LID121	LID120
LIBITATION	LIDITT	LID 140	LID 142	LIDITI	LIDITO	LID 104	LID 100	LID 102	LIDIOI	LID 100	LIDIZT	LID 120	LID IZZ	LIDIZI	LID 120
LIDR5 0	LID174	LID173	LID172	LID171	LID170	LID164	LID163	LID162	LID161	LID160	LID154	LID153	LID152	LID151	LID150
						_					_				]
LIDR6 0	LID204	LID203	LID202	LID201	LID200	LID194	LID193	LID192	LID191	LID190	LID184	LID183	LID182	LID181	LID180
		l		l				l		1		l		l	<u> </u>
LIDR7 0	LID234	LID233	LID232	LID231	LID230	LID224	LID223	LID222	LID221	LID220	LID214	LID213	LID212	LID211	LID210
		ı		ı				ı				I.		ı	
LIDR8 0	LID264	LID263	LID262	LID261	LID260	LID254	LID253	LID252	LID251	LID250	LID244	LID243	LID242	LID241	LID240
LIDR9 0	0	0	0	0	0	0	0	0	0	0	LID274	LID273	LID272	LID271	LID270

Name	Description
LIDn4, LIDn3, LIDn2, LIDn1, LIDn0 (See Note 1)	Local Input Delay Bits 4 - 0: These five bits define how long the serial interface receiver takes to recognize and to store bit 0 from the STi input pins: i.e., to start a new frame. The input delay can be selected to +7.75 data rate clock periods from the frame boundary.
Note 1: n denotes an ST	i stream number from 0 to 27.

Table 12 - Local Input Bit Delay Registers (LIDR0 to LIDR9) Bits

Local Input Bit Dolov	Corresponding Delay Bits									
Local Input Bit Delay	LIDn4	LIDn3	LIDn2	LIDn1	LIDn0					
No clock period shift (Default)	0	0	0	0	0					
+ 1/4 data rate clock period	0	0	0	0	1					
+ 1/2 data rate clock period	0	0	0	1	0					
+ 3/4 data rate clock period	0	0	0	1	1					

Table 13 - Local Input Bit Delay Programming

Local Input Pit Dolov	Corresponding Delay Bits								
Local Input Bit Delay	LIDn4	LIDn3	LIDn2	LIDn1	LIDn0				
+ 1 data rate clock period	0	0	1	0	0				
+ 1 1/4 data rate clock period	0	0	1	0	1				
+ 1 1/2 data rate clock period	0	0	1	1	0				
+ 1 3/4 data rate clock period	0	0	1	1	1				
+ 2 data rate clock period	0	1	0	0	0				
+ 7 3/4 data rate clock period	1	1	1	1	1				

Table 13 - Local Input Bit Delay Programming (continued)




Figure 21 - Local Input Bit Delay Timing

Read/W	rite Ac	Idress	es:	001C	H for E	BOAR	) regis	ter,			BOAF	_				
				001E <sub>H</sub> for BOAR2 register,				001F <sub>H</sub> for BOAR3 register,								
Reset va	alue:			0000 <sub>H</sub> for all BOAR registers.												
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BOAR0	BOA 71	BOA 70	BOA 61	BOA 60	BOA 51	BOA 50	BOA 41	BOA 40	BOA 31	BOA 30	BOA 21	BOA 20	BOA 11	BOA 10	BOA 01	BOA 00
				•	•	•									•	
BOAR1	BOA 151	BOA 150	BOA 141	BOA 140	BOA 131	BOA 130	BOA 121	BOA 120	BOA 111	BOA 110	BOA 101	BOA 100	BOA 91	BOA 90	BOA 81	BOA 80
BOAR2	BOA 231	BOA 230	BOA 221	BOA 220	BOA 211	BOA 210	BOA 201	BOA 200	BOA 191	BOA 190	BOA 181	BOA 180	BOA 171	BOA 170	BOA 161	BOA 160
BOAR3	BOA 311	BOA 310	BOA 301	BOA 300	BOA 291	BOA 290	BOA 281	BOA 280	BOA 271	BOA 270	BOA 271	BOA 260	BOA 251	BOA 250	BOA 241	BOA 240
														<u> </u>		

Name)				De	scription			
BOAn1, BOAn0 (See Note 1)	offset tha	ıt a partic	ular stre	ncement Bits am output can ormal alignme	be advance	ed. When th	ne offset is ze	
		BOAn1	BOAn0	Output Advancement	C8_A_io or C8_B_io period	8.192Mb/s (bit)	16.384Mb/s (bit)	
		0	0	0 ns	0	0	0	
		0	1	7.5 ns	- 1/16	- 1/16	- 1/8	
		1	0	15 ns	- 1/8	- 1/8	- 1/4	
		1	1	22.5 ns	- 3/16	- 3/16	- 3/8	
Note 1: n denotes a STio	stream numb	per from 0	to 31	<u> </u>			<u> </u>	<u> </u>

Table 14 - Backplane Output Advancement Registers (BOAR0 to BOAR3) Bit




Figure 22 - Example of Backplane Output Advancement Timing

	or LOAR1 register											
0022 <sub>H</sub> for LOAR2 register, 0023 <sub>H</sub> f	or LOAR3 register											
Reset value: 0000 <sub>H</sub> for all LOAR registers.	alue: 0000 <sub>H</sub> for all LOAR registers.											
15 14 13 12 11 10 9 8 7 6 5 4 3	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0											
	DA LOA LOA LOA 1 10 01 00											
		J										
	DA LOA LOA LOA	7										
151   150   141   140   131   130   121   120   111   110   101   100   9	1 90 81 80	]										
		_										
	DA LOA LOA LOA											
231   230   221   220   211   210   201   200   191   190   181   180   17	71   170   161   160											
LOAR3 0 0 0 0 0 0 0 0 LOA LOA LOA LOA LOA	DA LOA LOA LOA	1										
271 270 271 260 25	51   250   241   240											
	· · · · · ·	_										

Name					Description	on		
LOAn1, LOAn0 (See Note 1)	that a	particul	ar strean	cement Bits 1 n output can b mal alignment	e advanced	. When the		
		LOAn1	LOAn0	Output Advancement	C8_A_io or C8_B_io period	2.048Mb/s (bit)	4.096Mb/s (bit)	8.192Mb/s (bit)
		0	0	0 ns	0	0	0	0
		0	1	- 7.5 ns	- 1/16	- 1/64	- 1/32	- 1/16
		1	0	- 15 ns	- 1/8	- 1/32	- 1/16	- 1/8
		1	1	- 22.5 ns	- 3/16	- 3/64	- 3/32	- 3/16

Table 15 - Local Output Advancement Registers (LOAR0 to LOAR3) Bits




Figure 23 - Local Output Advancement Timing

Read/Write Address: 0027 <sub>H</sub> Reset Value: 0000 <sub>H</sub> 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	LBS A4	LBS A3	LBS A2	LBS A1	LBS A0	LBC A7	LBC A6	LBC A5	LBC A4	LBC A3	LBC A2	LBC A1	LBC A0

Bit	Name	Description
15 - 13	Unused	Reserved.
12 - 8	LBSA4 - LBSA0	Local BER Input Stream Address Bits: These bits refer to the local input data stream which receives the BER data.
7 - 0	LBCA7 - LBCA0	Local BER Input Channel Address Bits: These bits refer to the local input channel which receives the BER data.

Table 16 - Local Bit Error Rate Input Selection (LBIS) Register Bits

	Address Value: 0														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
LBER 15	LBER 14	LBER 13	LBER 12	LBER 11	LBER 10	LBER 9	LBER 8	LBER 7	LBER 6	LBER 5	LBER 4	LBER 3	LBER 2	LBER 1	LBER 0

Bit	Name	Description
15 - 0	LBER15 - LBER0	<b>Local Bit Error Rate Count Bits:</b> These bits refer to the local bit error counts. This counter stops incrementing when it reaches the value 0xFFFF.

Table 17 - Local Bit Error Rate Register (LBERR) Bits

			Addre e: 0000	ss: 0029 O <sub>H</sub>	Н											
1	5	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
С	)	0	0	BBSA 4	BBSA 3	BBSA 2	BBSA 1	BBSA 0	BBCA 7	BBCA 6	BBCA 5	BBCA 4	BBCA 3	BBCA 2	BBCA 1	BBCA 0

Bit	Name	Description
15 - 13	Unused	Reserved.
12 - 8	BBSA4 - BBSA0	<b>Backplane BER Input Stream Address Bits</b> : These bits refer to the backplane input data stream which receives the BER data.
7 - 0	BBCA7 - BBCA0	Backplane BER Input Channel Address Bits: These bits refer to the backplane input channel which receives the BER data.

Table 18 - Backplane Bit Error Rate Input Selection (BBIS) Register Bits

	d Addres et Value:		1												
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BBER 15	BBER 14	BBER 13	BBER 12	BBER 11	BBER 10	BBER 9	BBER 8	BBER 7	BBER 6	BBER 5	BBER 4	BBER 3	BBER 2	BBER 1	BBER 0

Bit	Name	Description
15 - 0	BBER15 -BBER0	Backplane Bit Error Rate Count Bits: These bits refer to the backplane bit
		error count. This counter stops incrementing when it reaches the value 0xFFFF.

Table 19 - Backplane Bit Error Rate Register (BBERR) Bits

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0	Read/Writ Reset Valu			H for DO	M1 Reg	ister										
CNEN BEN AFN RPS FS1 FS0 FP1 FP0 SS3 SS2 SS1 SS0 SP3 SP2 SP1 SP0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	CNEN	BEN	AEN	RPS	FS1	FS0	FP1	FP0	SS3	SS2	SS1	SS0	SP3	SP2	SP1	SP0

Bit	Name			Description											
15	CNEN	-	EFo Output Enable Bit: When CNEN is low, NREFo output is disabled, i.e. tri-stated. en CNEN is high, NREFo output is enabled.  locks Output Enable Bit: When BEN is low, the "B Clocks" (C8 B io and FRAME B io)												
14	BEN	•		n BEN is low, the "B Clocks" (C8_B_io and o and FRAME_B_io behave as inputs.	FRAME_B_io)										
		When BEN is high, outputs.	n BEN is high, the "B Clocks" are enabled - C8_B_io and FRAME_B_io behave as uts.  ccks Output Enable Bit: When AEN is low, the "A Clocks" (C8_A_io and FRAME_A_io)												
13	AEN	are disabled, i.e. tri-	-stated - C8_A_i	n AEN is low, the "A Clocks" (C8_A_io and o and FRAME_A_io behave as inputs.  Ire enabled - C8_A_io and FRAME_A_io be											
12	RPS		<b>Reference Selection Bit:</b> When RPS is low, the preferred reference is the primary reference PRI_REF). When RPS is high, the preferred reference is the secondary reference SEC_REF).												
11 - 10	FS1 - FS0	SEC_REF Frequer frequencies for the		its: These bits are used to select different ence.	clock										
		FS1	FS0	Secondary Reference											
		0	0	8kHz											
		0	1	1.544MHz											
		1	0	2.048MHz											
		1	1	8.192MHz ("A Clocks" or "B Clocks")											
					<b>'</b>										

Table 20 - DPLL Operation Mode (DOM1) Register Bits

Bit	Name			Description		
9 - 8					used to select differer	nt clock
		requencies for th	e primary referen	ce.		
		FS1	FS0	Primary Referen	ice	
		0	0	8kHz		
	FP1 - FP0 PR fre	0	1	1.544MHz		
		1	0	2.048MHz		
		1	1	8.192MHz ("A CI	locks" or "B Clocks")	
7 - 4	563 56U 6	S3 - SS0 Secondary Clock Reference Input Selection Bits: These bits are us reference input.			Those hits are used to	soloet socondary
7 - 4			k Kelerence inpu	it Selection bits.	These bits are used to	select secondary
		SS3 - SS0	Secondary Clock	Reference Innut		
		0000	CTR			
		0001	CTR			
		0010	"A Clo			
		0010	"B Clo			
		0100	Rese			
		0101	Rese			
		0110	Rese			
		0111	Rese			
		1000	LRE			
		1001	LRE			
		1010	LRE			
		1011	LRE			
		1100	LRE			
		1101	LRE			
		1110	LRE			
		1111	LRE			
			LIVE			

Table 20 - DPLL Operation Mode (DOM1) Register Bits (continued)

Bit	Name		Description								
	SP3 - SP0	Primary Clock Reference Input Selection Bits: These bits are used to select preference input.									
		SP3 - SS0	Primary Clock Reference Input								
		0000	CTREF1								
		0001	CTREF2								
		0010	"A Clocks"								
		0011	"B Clocks"								
		0100	Reserved								
		0101	Reserved								
		0110	Reserved								
		0111	Reserved								
		1000	LREF0								
		1001	LREF1								
		1010	LREF2								
		1011	LREF3								
		1100	LREF4								
		1101	LREF5								
		1110	LREF6								
		1111	LREF7								
		<u> </u>									

Table 20 - DPLL Operation Mode (DOM1) Register Bits (continued)

Read/Write Address: 002C<sub>H</sub> for DOM2 Register Reset Value: 0000<sub>H</sub> 13 10 9 8 7 3 2 0 14 12 11 6 5 1 0 0 0 HRST MRST FDM1 FDM0 BFEN AFEN CNIN DIV1 DIV0 CNS2 CNS1 CNS0 0

Bit	Name			Description									
15 - 12	Unused	Reserved	d.										
11	HRST	circuit is reset. Wh	in functionile the D	onal mode. When HRST is high, the hold memory circuit will be OPLL is in Holdover Mode, pulsing HRST high (or holding it high									
10	MRST	When MF	TIE Reset Bit: When MRST is low, the DPLL MTIE circuit is in functional mode. hen MRST is high, the MTIE circuit will be reset - the DPLL outputs will align the nearest edge of the selected reference.										
9 - 8	FDM1 - FDM0	Failure Detection	ilure Detect Mode Bits: These two bits control how to choose the Failure tection.										
		FDM1	the nearest edge of the selected reference.  Ire Detect Mode Bits: These two bits control how to choose the Failure ction.  M1 FDM0 Failure Detection Mode  0 Autodetect - Automatic Failure Detection by internal reference monitor circuit										
		0	LL Hold Memory Reset Bit: When HRST is low, the DPLL hold memory cuit is in functional mode. When HRST is high, the hold memory circuit wet. While the DPLL is in Holdover Mode, pulsing HRST high (or holding tinuously) will force the DPLL to the Freerun Mode.  IE Reset Bit: When MRST is low, the DPLL MTIE circuit is in functional en MRST is high, the MTIE circuit will be reset - the DPLL outputs will and the nearest edge of the selected reference.  Iure Detect Mode Bits: These two bits control how to choose the Failure ection.  DM1 FDM0 Failure Detection Mode  0 Autodetect - Automatic Failure Detection by internal reference monitor circuit  0 1 External - Failure Detection controlled by external inputs (PRI_LOS and SEC_LOS)  1 0 Forced Primary - The DPLL is forced to use primary reference  Clocks Fail Output Enable Bit: When BFEN is low, FAIL_B output is distri-stated. When BFEN is high, FAIL_B output is enabled.  Clocks Fail Output Enable Bit: When AFEN is low, FAIL_A output is distri-stated. When AFEN is high, FAIL_A output is enabled.										
		0	cuit is in functional mode. When HRST is high, the hold memory circuit wet. While the DPLL is in Holdover Mode, pulsing HRST high (or holding intinuously) will force the DPLL to the Freerun Mode.  IE Reset Bit: When MRST is low, the DPLL MTIE circuit is in functional resent MRST is high, the MTIE circuit will be reset - the DPLL outputs will also the nearest edge of the selected reference.  Iure Detect Mode Bits: These two bits control how to choose the Failuratection.  IDM1 FDM0 Failure Detection Mode  O Autodetect - Automatic Failure Detection by internal reference monitor circuit  O 1 External - Failure Detection controlled by external inputs (PRI_LOS and SEC_LOS)  1 O Forced Primary - The DPLL is forced to use primary reference  Clocks Fail Output Enable Bit: When BFEN is low, FAIL_B output is disatri-stated. When BFEN is high, FAIL_B output is enabled.  Clocks Fail Output Enable Bit: When AFEN is low, FAIL_A output is disatri-stated. When AFEN is high, FAIL_A output is enabled.										
		1	0	Forced Primary - The DPLL is forced to use primary reference									
		1	1	Forced Secondary - The DPLL is forced to use secondary reference									
7	BFEN			• - •									
6	AFEN												
5	CNIN	CTREF2	inputs w	REF2 Inputs Inverted: When CNIN is high, the CTREF1 and ill be inverted, prior to entering the DPLL module. When CNIN is and CTREF2 inputs will not be inverted.									

Table 21 - DPLL Operation Mode (DOM2) Register Bits

Bit	Name				ı	Description
4 -3	DIV1 - DIV0			These tv Fo output		the relationship between the input reference
			DIV1	DIV0		NREFo Output
			0	0	Input refere	ence
		_	0	1		ence/193 (8KHz signal when input clock = 1.544MHz)
			1	0		ence/256 (8KHz signal when input clock = 2.048MHz)
			1	1	Reserved	
2 - 0	CNS2 - CNS0			the NRE	Fo source.	nese three bits select one of the LREF7 -  NREFo Source
			0	0	0	LREF0
			0	0	1	LREF1
			0	1	0	LREF2
			0	1	1	LREF3
			1	0	0	LREF4
			1	0	1	LREF5
			1	1	0	LREF6
			1	1	1	LREF7
			•	•		

Table 21 - DPLL Operation Mode (DOM2) Register Bits (continued)

	Bit	Primary Master Mode	Secondary Master Mode	Slave Mode
	BEN (bit 14)	0 - Monitor "B Clocks"	1 - Drive "B Clocks"	0 - Monitor "B Clocks"
	AEN (bit 13)	1 - Drive "A Clocks"	0 - Monitor "A Clocks"	0 - Monitor "A Clocks"
	RPS (bit 12)	0 - Preferred reference is PRI_REF	0 - Preferred reference is PRI_REF	0 - Preferred reference is PRI_REF
	FS1-0 (bits 11-10) Frequency of the secondary reference	<b>00</b> - 8 kHz <b>01</b> - 1.544 MHz <b>10</b> - 2.048 MHz	<b>00</b> - 8 kHz <b>01</b> - 1.544 MHz <b>10</b> - 2.048 MHz	<b>11</b> - 8.192MHz Clock ("B Clocks")
	FP1-0 (bits 9-8) Frequency of the primary reference	<b>00</b> - 8 kHz <b>01</b> - 1.544 MHz <b>10</b> - 2.048 MHz	11 - 8.192MHz Clock ("A Clocks")	<b>11</b> - 8.192MHz Clock ("A Clocks")
DOM1 register Bits	SS3-0 (bits 7-4) Secondary reference selection:	0000 - CTREF1 0001 - CTREF2 1000 - LREF0 1001 - LREF1 1010 - LREF2 1011 - LREF3 1100 - LREF4 1101 - LREF5 1110 - LREF6 1111 - LREF7	0000 - CTREF1 0001 - CTREF2 1000 - LREF0 1001 - LREF1 1010 - LREF2 1011 - LREF3 1100 - LREF4 1101 - LREF5 1110 - LREF6 1111 - LREF7	<b>0011</b> - Frame pulse, internally generated from "B Clocks"
	SP3-0 (bits 3-0) Primary reference selection:	0000 - CTREF1 0001 - CTREF2 1000 - LREF0 1001 - LREF1 1010 - LREF2 1011 - LREF3 1100 - LREF4 1101 - LREF5 1110 - LREF6 1111 - LREF7	0010 - Frame pulse, internally generated from "A Clocks"	0011 - Frame pulse, internally generated from "B Clocks"
DOM 2 Register Bits	FDM1, FDM0 (bits 9-8) Failure detect mode selection	00 - Autodetect Mode	00 - Autodetect Mode 01 - External Mode (Note 1)	00 - Autodetect Mode 01 - External Mode (Note 1)

\* Note 1: It is assumed that the switching among references is done by an external software control, if the External Mode is selected.

Table 22 - MT90866 Mode Selection - By Programming DOM1 and DOM2 Registers

	/Write Ac		002D <sub>H</sub> fo	r DPOA	Register										
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
POS 6	POS 5	POS 4	POS 3	POS 2	POS 1	POS 0	0	0	0	0	0	0	SKC2	SKC1	SKC0

Bit	Name	Description
15 - 9	POS6 - POS0	Phase Offset Bits: These seven bits refer to the 2's complement phase word to control the DPLL output phase offset. The offset varies in steps of 15 ns if the reference is 8kHz or 2.048MHz. The offset varies in steps of 20 ns if the reference is 1.544MHz.
8 - 3	Unused	Reserved.
2 - 0	SKC2 - SKC0	<b>Skew Control Bits:</b> These three bits control the delay of the DPLL outputs from 0 to 7 steps in interval of maximum unit delay of 3.5ns.

Table 23 - DPLL Output Adjustment (DPOA) Register Bits

Re	ad/Wri	te Add	ress: (	002E <sub>H</sub>	for DI-	IKR R	Read/Write Address: 002E <sub>H</sub> for DHKR Register												
Re	set Val	ue: 00	00 <sub>H</sub>																
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	3				
0	0	0	0	0	0	0	0	0	SLS	PLS	CKM	Unused	Unused	Unused	Unused				

Bit	Name		De	escription										
15 - 7	Unused	Reserved.												
6	SLS		secondary Loss Detection Bit (Read-only bit): This bit is the same as the output from the DPLL Reference Monitor FAIL_SEC.											
5	PLS		Primary Loss Detection Bit (Read-only bit): This bit is the same as the output from he DPLL Reference Monitor FAIL_PRI.											
4	CKM		-											
3	Limit	Limit (Read-only bit):	imit (Read-only bit): Indicates that DPLL Phase Slope limiter limits input phase.											
2 - 0	State	16, "State Machine Dia		the DPLL State Machine. F	riease reiei to i igure									
			State 2-0	State Name										
			000	NORMAL_PRI										
			001	Reserved										
			010	HOLDOVER_PRI										
			011	MTIE_PRI										
			100	NORMAL_SEC										
			101	Reserved										
			110	HOLDOVER_SEC	]									
			111	MTIE_SEC										

Table 24 - DPLL House Keeping (DHKR) Register Bits

15 14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BTM BTI	BTM	BSAB	BSAB	BSAB	BSAB	BCA								
2 1	0	4	3	2	1	B0	B7	B6	B5	B4	B3	B2	B1	B0

Bit	Name						De	scriptio	on				
15 -13	BTM2 - 0	Throughput Delay and Message Control Bits: These three bits control the backplane CT-Bus input or output.											
		BTM2 000		Per me	-chai mory	nnel variation	and Message ble delay fro al data mem	m local ory add	interface ress of tl	e; the cor he switch	ned inpu	ut channe	
		and stream. The backplane CT-Bus output is from local ST-BUS  001 Per-channel constant delay from local interface; the content of the memory is the local data memory address of the switched input and stream. The backplane CT-Bus output is from local ST-BUS										the conne ut channe	
		O10 Per-channel variable delay from backplane interface; the contection memory is the backplane data memory address of input channel and stream. The backplane CT-Bus output is fro CT-Bus input.								ent of the the switc	hed		
		011	O11 Per-channel constant delay from backplane interface; the content of the connection memory is the backplane data memory address of the switc input channel and stream. The backplane CT-Bus output is from backpl CT-Bus input.										hed
		<ul> <li>Per-channel message mode; only the lower byte (bits 7 to 0) of the connection memory location will be the presented to the backplane C output channel.</li> <li>Per-channel BER pattern; the pseudo random BER test pattern will b presented to the backplane CT-Bus output channel.</li> </ul>											Bus
												n will be	
		110 111	Per-channel input. The backplane CT-Bus is input. Reserved.										
			втм2	ВТМ1	втм1	Input	Source	Var.	Const.	Msg	BER	I/O HiZ	
			ВТ	ВТ	ВТ	Local	Backplane	delay	delay	Mode			
			0	0	0	х		Х					
			0	0	1	х			х				
			0	1	0		Х	Х					-
		-	0	1	1		Х		Х				-
		-	1	0	0					Х	x		
			1	1	0						^	x	-
			1	1	1	Reserved						^	]
12 - 8	BSAB4 - BSAB0						s: These fiv		efer to the	e numbe	er of the	data stre	ams
7 - 0 (See Note 1)	BCAB7 - BCAB0	Source Channel Address Bits: These eight bits refer to the number of the channel that is the source (local or backplane) connection.											
Note 1: On	lly Bits 7-0 will be us	Il be used for per-channel message mode for the backplane STio streams.											

Table 25 - Backplane Connection Memory Bits

Data Rate	Source Stream	BSAB Bit Usage	BCAB Bit Usage
2 Mb/s	STi0-27	BSAB4-0	BCAB4-0 (32-ch/frame)
4 Mb/s	4 Mb/s STi0-18		BCAB5-0 (64-ch/frame)
8 Mb/s	8 Mb/s STi0-18		BCAB6-0 (128-ch/frame)
2-bit subrate	2-bit subrate STi0-15		BCAB6-0 (128 ch/frame)
4-bit subrate	STi0-15	BSAB3-0	BCAB5 -0 (64 ch/frame)

Table 26 - BSAB and BCAB Bits Usage when Source Streams are from the Local Port

Data Rate	Source Stream	BSAB Bit Usage	BCAB Bit Usage
8 Mb/s	STio0-31	BSAB4-0	BCAB6-0 (128-ch/frame)
16Mb/s	STio0-15	BSAB3-0	BCAB7-0 (256 ch/frame)

Table 27 - BSAB and BCAB Bits Usage when Source Streams are from the Backplane Port

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
0	0	0	0	0	0	0	0	0	0	0	0	0	0	LSRS1	LSRS0	

Name		Description						
Unused	Reserved.							
LSRS1 - LSRS0	Sub-rate Switchin	Sub-rate Switching Bits:						
	For the 4-bit wide s	ub-rate switching:						
	LSRS1 - 0							
	01	Bit 7 - 4 of the 8 bit data						
	00	00 Bit 3 - 0 of the 8 bit data						
	For 2-bit wide sub-	rate switching:	•					
	LSRS1 - 0	STo Output						
	11	Bit 7 - 6 of the 8 bit data						
	10	Bit 5 - 4 of the 8 bit data						
	01	Bit 3 - 2 of the 8 bit data						
	00	Bit 1 - 0 of the 8 bit data						
	Unused	Unused Reserved.  LSRS1 - LSRS0 Sub-rate Switchin  For the 4-bit wide sites of the sub-rate switchin  For the 4-bit wide sites of the sub-rate switchin  For the 4-bit wide sites of the sub-rate switchin  LSRS1 - 0  11  10  01	Unused   Reserved.					

**Table 28 - Local Connection Memory High Bits** 

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
LTN	1 LTM	LTM	LSAB	LSAB	LSAB	LSAB	LCAB								
2	1	0	4	3	2	1	0	7	6	5	4	3	2	1	0

Bit	Name						Desci	ription					
15 -13	LTM2 - 0	Throughp local ST-B		-		d Messa	ge Channel	Control	Bits: T	hese thr	ee bits	control the	
		<u>LTM2-0</u>				Thro	ughput delay	and Me	ssage N	Mode co	<u>ntrol</u>		
		000	mei	mory	is th	e local da	lelay from loc ta memory ac out is from the	dress of	the switch	ned input			
		001	mei	mory	is th	e local da	delay from loo ta memory ac out is from the	dress of	he switch	ned input			
		010	Per-channel variable delay from backplane interface; the content of t memory is the backplane data memory address of the switched input stream. The local ST-BUS output is from the backplane CT-Bus input										
		011	con	Per-channel constant delay from the backplane interface; the content of the connection memory is the backplane data memory address of the switched channel and stream. The local ST-BUS output is from backplane CT-Bus in									
		100	Per-channel message mode; only the lower byte (bits 7 to 0) of the connememory location will be presented to the local ST-BUS output channel.									nection	
		101					ern; the pseud ut channel.	do randon	n BER te	st pattern	will be	oresented to	
		110	Pe	r-cha	annel	high-imp	edance. The I	ocal ST-E	BUS outp	ut is high	-impeda	nce.	
		111	Res	serve	ed								
			8	Ι_	0	Inp	ut Source	Var.	Const.	Msg	BER	Output HiZ	
			LTM2	LTM1	LTM0	Local	Backplane	delay	delay	Mode			
			0	0	0	х		х					
			0	0	1	х			х				
			0	1	0		Х	х					
			1	0	0		Х		Х	~			
			1	0	1					^	х		
			1	1	0						-	x	
			1	1	1		1	ı	Reserved	1	1		
12 - 8	LSAB4 -							its refer t	o the nu	mber of	the data	a streams for	
	LSAB0	the source	(IOC	aı or	bac	kpiane)	connection.						
7 - 0 (See Note 1)	LCAB7 - LCAB0						: These eigh e) connection		er to the	numbe	r of the	channel that	

**Table 29 - Local Connection Memory Low Bits** 

Bit	Name	Description							
Note 1: On	Note 1: Only Bits 7-0 will be used for per-channel message mode for the local STo streams.								

Table 29 - Local Connection Memory Low Bits (continued)

Data Rate	Source Stream	LSAB Bit Usage	LCAB Bit Usage				
8 Mb/s	8 Mb/s STio0-31		LCAB6-0 (128-ch/frame)				
16Mb/s	STio0-15	LSAB3-0	LCAB7-0 (256 ch/frame)				

Table 30 - LSAB and LCAB Bits Usage when Source Streams are from the Backplane Port

Data Rate	Source Stream	LSAB Bit Usage	LCAB Bit Usage
2 Mb/s	Mb/s STi0-27 L		LCAB4-0 (32-ch/frame)
4 Mb/s	4 Mb/s STi0-18		LCAB5-0 (64-ch/frame)
8 Mb/s	8 Mb/s STi0-18		LCAB6-0 (128-ch/frame)
2-bit subrate	2-bit subrate STi0-15		LCAB6-0 (128 ch/frame)
4-bit subrate	STi0-15	LSAB3-0	LCAB5 -0 (64 ch/frame)

Table 31 - LSAB and LCAB Bits Usage when Source Stream are from the Local Port

## **Absolute Maximum Ratings\***

	Parameter	Symbol	Min	Max	Units
1	Supply Voltage	$V_{DD}$	-0.5	5.0	V
2	BSTio Bias Voltage	V <sub>DD5V</sub>	-0.5	7.0	V
3	Input Voltage	V <sub>I</sub>	-0.5	V <sub>DD</sub> + 0.5	V
4	Output Voltage	V <sub>o</sub>	-0.5	V <sub>DD</sub> + 0.5	V
5	Package power dissipation	P <sub>D</sub>		2	W
6	Storage temperature	T <sub>S</sub>	- 55	+125	°C

<sup>\*</sup> Exceeding these values may cause permanent damage. Functional operation under these conditions is not implied.

## **Recommended Operating Conditions -** Voltages are with respect to ground (V<sub>SS</sub>) unless otherwise stated.

	Characteristics	Sym	Min	Typ <sup>‡</sup>	Max	Units
1	Operating Temperature	T <sub>OP</sub>	-40	25	+85	°C
2	Positive Supply	$V_{DD}$	3.0	3.3	3.6	V
3	BSTio Bias Voltage (3V PCI Spec)	$V_{DD5V}$	3.0	3.3	3.6	V
3	BSTio Bias Voltage (5V PCI Spec)	$V_{DD5V}$	4.5	5.0	5.5	V
4	Input Voltage	V <sub>I</sub>	0		$V_{DD}$	V
5	Input Voltage on 5V Tolerant Inputs	V <sub>I_5V</sub>	0		$V_{\rm DD5V}$	V

<sup>‡</sup> Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.

## **DC Electrical Characteristics** $^{\dagger}$ - Voltages are with respect to ground (V<sub>ss</sub>) unless otherwise stated.

	Characteristics	Sym	Min	Typ <sup>‡</sup>	Max	Units	Test Conditions
1	Supply Current	I <sub>DD</sub>			480	mA	Output unloaded
2	Input High Voltage	V <sub>IH</sub>	0.7V <sub>DD</sub>			V	
3	Input Low Voltage	V <sub>IL</sub>			0.3V <sub>DD</sub>	V	
4	Input Leakage (input pins)	ΙL			15	μА	0 < V < V <sub>DD_IO</sub>
							See Note 1
5	Weak Pullup Current	I <sub>PU</sub>		33	50	μА	Input at 0V
6	Weak Pulldown Current	I <sub>PD</sub>		33	50	μΑ	Input at V <sub>DD</sub>
7	Input Pin Capacitance	C <sub>I</sub>		5	10	pF	
8	Output High Voltage	V <sub>OH</sub>	0.8V <sub>DD</sub>			V	I <sub>OH</sub> = 10mA
9	Output Low Voltage	V <sub>OL</sub>			0.4	V	I <sub>OL</sub> = 10mA
10	High Impedance Leakage	I <sub>OZ</sub>			5	μΑ	0 < V < V <sub>DD_IO</sub>
11	Output Pin Capacitance	CO			15	pF	

<sup>†</sup> Characteristics are over recommended operating conditions unless otherwise stated.
‡ Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.
\* Note 1: Maximum leakage on pins (output or I/O pins in high impedance state) is over an applied voltage (Vin).

## **AC Electrical Characteristics - Timing Parameter Measurement Voltage Levels**

	Characteristics	Sym	Level	Units	Conditions
1	CMOS Threshold	V <sub>CT</sub>	0.5V <sub>DD</sub>	V	
2	Rise/Fall Threshold Voltage High	$V_{HM}$	0.7V <sub>DD</sub>	V	
3	Rise/Fall Threshold Voltage Low	$V_{LM}$	0.3V <sub>DD</sub>	V	

## AC Electrical Characteristics<sup>†</sup> - Input Frame Pulse and Input Clock Timing

	Characteristic	Sym	Min	Typ <sup>‡</sup>	Max	Units	Notes
1	FRAME_A_io, FRAME_B_io Input Frame Pulse Width	t <sub>CFPIW</sub>	90	122	180	ns	
2	FRAME_A_io, FRAME_B_io Input Frame Pulse Setup Time	t <sub>CFPIS</sub>	45		90	ns	
3	FRAME_A_io, FRAME_B_io Input Frame Pulse Hold Time	t <sub>CFPIH</sub>	45		90	ns	
4	C8_A_io, C8_B_io Input Clock Period	t <sub>C8MIP</sub>	122-ф		122+φ	ns	
5	C8_A_io, C8_B_io Input Clock High Time	t <sub>C8MIH</sub>	58-ф		64+¢	ns	
6	C8_A_io, C8_B_io Input Clock Low Time	t <sub>C8MIL</sub>	58-ф		64+¢	ns	
7	Phase Correction	ф	0		10	ns	
8	C8_A_io, C8_B_io Input Rise/Fall Time	t <sub>rC8i</sub> , t <sub>fC8i</sub>	0		5	ns	

<sup>†</sup> Characteristics are over recommended operating conditions unless otherwise stated.

<sup>‡</sup> Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.




Figure 24 - Backplane Frame Pulse Input and Clock Input Timing Diagram

# AC Electrical Characteristics† - Output Frame Pulse and Output Clock Timing

	Characteristic	Sym	Min	Typ <sup>‡</sup>	Max	Units	Notes
1	Backplane Frame Boundary Offset	t <sub>FBOS</sub>			8.0	ns	
2	FRAME_A_io, FRAME_B_io Output Pulse Width	t <sub>CFPOW</sub>	109.5	122	134.5	ns	C <sub>L</sub> =30pF
3	FRAME_A_io, FRAME_B_io Output Delay from Falling edge to Backplane Frame Boundary	t <sub>CFODF</sub>			-68.0	ns	
4	FRAME_A_io, FRAME_B_io Output Delayfrom Backplane Frame Boundary to Rising edge	t <sub>CFODR</sub>			55	ns	
5	C8_A_io, C8_B_io Output Clock Period	t <sub>C8MP</sub>	115	122	129	ns	
6	C8_A_io, C8_B_io Output High Time	t <sub>C8MH</sub>	54		68	ns	C <sub>L</sub> =30pF
7	C8_A_io, C8_B_io Output Low Time	t <sub>C8ML</sub>	54		68	ns	
8	C8_A_io, C8_B_io Output Rise Time	t <sub>rC8o</sub>			13	ns	
9	C8_A_io, C8_B_io Output Fall Time	t <sub>fC80</sub>			14		
10	C32/64o (32.768 MHz) Output Delay Time	t <sub>C32MOD</sub>			7.0	ns	
11	C32/64o (32.768 MHz) Period	t <sub>C32MP</sub>	24	30.5	37	ns	C <sub>L</sub> =30pF
12	C32/64o (32.768 MHz) High Time	t <sub>C32MH</sub>	8.5		21.5	ns	С[-30рі
13	C32/64o (32.768 MHz) Low Time	t <sub>C32ML</sub>	8.5		21.5	ns	
14	C32/64o (65.536 MHz) Period	t <sub>C32MP</sub>	12	15.25	19.25	ns	
15	C32/64o (65.536 MHz) High Time	t <sub>C32MH</sub>	6		6.5	ns	
16	C32/64o (65.536 MHz) Low Time	t <sub>C32ML</sub>	6		12.75	ns	
17	C32/64o Clock Rise Time (32.768 MHz or 65.536 MHz)	t <sub>r320</sub>			5	ns	
18	C32/64o Clock Fall Time (32.768 MHz or 65.536 MHz)	t <sub>f320</sub>			6	ns	

<sup>†</sup> Characteristics are over recommended operating conditions unless otherwise stated. ‡ Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.




Figure 25 - Backplane Frame Pulse Output and Clock Output Timing Diagram (in Primary Master Mode and Secondary Master Mode)

## AC Electrical Characteristics<sup>†</sup> - C20i Master Input Clock Timing

	Characteristic	Sym	Min	Typ <sup>‡</sup>	Max	Units	Notes
1	C20i Input Clock Period	t <sub>C20MP</sub>	49.995	50	50.005	ns	
2	C20i Input Clock Tolerance		-100		100	ppm	
3	C20i Input Clock High Time	t <sub>C20MH</sub>	20		30	ns	
4	C20i Input Clock Low Time	t <sub>C20ML</sub>	20		30	ns	
5	C20i Input Rise/Fall Time	t <sub>rC20M</sub> , t <sub>fC20M</sub>			10	ns	

<sup>†</sup> Characteristics are over recommended operating conditions unless otherwise stated.

<sup>‡</sup> Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.




Figure 26 - Backplane Frame Pulse Input and Clock Input Timing Diagram

## AC Electrical Characteristics<sup>†</sup> - Reference Input Timing

	Characteristic	Sym	Min	Typ <sup>‡</sup>	Max	Units	Notes
1	CTREF1, CTREF2, LREF0-7 Period	t <sub>R8KP</sub>	121	125	129	μS	2
2	CTREF1, CTREF2, LREF0-7 High Time	t <sub>R8kh</sub>	0.09		128.91	μS	8kHz Mode
3	CTREF1, CTREF2, LREF0-7 Low Time	t <sub>R8kL</sub>	0.09		128.91	μS	Wode
4	CTREF1, CTREF2, LREF0-7 Rise/Fall Time	t <sub>rR8K</sub> , t <sub>fR8K</sub>	0		20	ns	
5	CTREF1, CTREF2, LREF0-7 Period	t <sub>R2MP</sub>	366	488	610	ns	
6	CTREF1, CTREF2, LREF0-7 High Time	t <sub>R2Mh</sub>	90	244	520	ns	2.048MHz Mode
7	CTREF1, CTREF2, LREF0-7 Low Time	t <sub>R2ML</sub>	90	244	520	ns	Wode
8	CTREF1, CTREF2, LREF0-7 Rise/Fall Time	t <sub>rR2M,</sub> t <sub>fR2M</sub>	0		20	ns	
9	CTREF1, CTREF2, LREF0-7 Period	t <sub>R1M5P</sub>	486	648	810	ns	
10	CTREF1, CTREF2, LREF0-7 High Time	t <sub>R1M5h</sub>	90	324	720	ns	1.544MHz Mode
11	CTREF1, CTREF2, LREF0-7 Low Time	t <sub>R1M5L</sub>	90	324	720	ns	Wode
12	CTREF1, CTREF2, LREF0-7 Rise/Fall Time	t <sub>rR1M5</sub> , t <sub>fR1M5</sub>	0		20	ns	

<sup>†</sup> Characteristics are over recommended operating conditions unless otherwise stated.

<sup>‡</sup> Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.




Figure 27 - Reference Input Timing Diagram when the input frequency = 8kHz




Figure 28 - Reference Input Timing Diagram when the input frequency = 2.048MHz




Figure 29 - Reference Input Timing Diagram when the input frequency = 1.544Hz

## AC Electrical Characteristics<sup>†</sup> - Reference Output Timing

	Characteristic	Sym	Min	Typ <sup>‡</sup>	Max	Units	Notes	
1	NREFo Output Delay Time	t <sub>ROD</sub>			20	ns		
2	NREFo Clock Period	t <sub>RP</sub>	Same as LR	EF0-7 Period	t		(DIV1,DIV0) =	
3	NREFo Clock High Time	t <sub>RH</sub>	Same as LR	EF0-7 High	Гіте		(0,0)	
4	NREFo Clock Low Time	t <sub>RL</sub>	Same as LR	EF0-7 Low T	īme		in the DOM2	
5	NREFo Clock Rise/Fall Time	t <sub>rREF</sub> , t <sub>fREF</sub>	0		12 14	ns	Register	
6	NREFo Clock Period	t <sub>R8KOP</sub>	124.9	125	125.1	μS	(DIV1,DIV0) =	
7	NREFo Clock High Time	t <sub>R8KO2H</sub>	124.4	124.5	124.6	μS	(0,1) or	
8	NREFo Clock Low Time	t <sub>R8KO2L</sub>	481	488	495	ns	(DIV1,DIV0) =	
9	NREFo Clock High Time	t <sub>R8KO15H</sub>	124.3	124.4	124.5	μS	(1,0)	
10	NREFo Clock Low Time	t <sub>R8KO15L</sub>	641	648	655	ns	in the DOM2 Register	

- ‡ Characteristics are over recommended operating conditions unless otherwise stated.
- ‡ Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.




Figure 30 - Reference Output Timing Diagram when (DIV1, DIV0) = (0, 0) in DOM2 Register




Figure 31 - Reference Output Timing Diagram when (DIV1, DIV0) = (0, 0) in DOM2 Register




Figure 32 - Reference Input Timing Diagram when (DIV1, DIV0) = (0, 0) in DOM2 Register




Figure 33 - Reference Output Timing Diagram when (DIV1, DIV0) = (1, 0) in DOM2 Register




Figure 34 - Reference Output Timing Diagram when (DIV1, DIV0) = (0, 1) in DOM2 Register

## AC Electrical Characteristics<sup>†</sup> - Local Frame Pulse and Clock Timing, ST\_CKo = 4.096MHz

	Characteristic	Sym	Min	Typ <sup>‡</sup>	Max	Units	Notes
1	Local Frame Boundary Offset <sup>1</sup>	t <sub>LFBOS</sub>			28	ns	
2	ST_FPo0/1 Width	t <sub>FPW4</sub>	237		251	ns	
3	ST_FPo0/1 Output Setup from Falling edge of ST_FPo0/1 to falling edge of ST_CKo0/1	t <sub>FODF4</sub>	115		129	ns	C <sub>L</sub> =30pF
4	ST_FPo 0/1Output Hold from Falling edge of ST_CKo0/1 to rising edge of ST_FPo0/1	t <sub>FODR4</sub>	115		129	ns	
5	ST_CKo0/1 Clock Period	t <sub>CP4</sub>	237	244	251	ns	
6	ST_CKo0/1 Clock Pulse Width High	t <sub>Ch4</sub>	115		129	ns	
7	ST_CKo0/1 Clock Pulse Width Low	t <sub>CL4</sub>	115		129	ns	
8	ST_CKo0/1 Clock Rise/Fall Time	t <sub>rC40</sub> , t <sub>C40</sub>			14	ns	

<sup>†</sup> Characteristics are over recommended operating conditions unless otherwise stated.

Note 1: No jitter presented on input reference clock.




Figure 35 - Local Clock Timing Diagram when ST\_CKo0/1 frequency = 4.096MHz

<sup>‡</sup> Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.

MT90866 **Data Sheet** 

# AC Electrical Characteristics<sup>†</sup> - Local Frame Pulse and Clock Timing, ST\_CKo0 = 8.192MHz

	Characteristic	Sym	Min	Typ <sup>‡</sup>	Max	Units	Notes
1	Local Frame Boundary Offset <sup>1</sup>	t <sub>LFBOS</sub>			28	ns	
2	ST_FPo0/1 Width	t <sub>FPW8</sub>	115		129	ns	
3	ST_FPo0/1 Output Setup from Falling edge of ST_FPo0/1 to falling edge of ST_CKo0/1	t <sub>FODF8</sub>	54		68	ns	C <sub>L</sub> =30pF
4	ST_FPo0/1 Output Holdfrom Falling edge of ST_CKo0-1 to rising edge of ST_FPo0/1	t <sub>FODR8</sub>	54		68	ns	
5	ST_CKo0/1 Clock Period	t <sub>CP8</sub>	115	122	129	ns	
6	ST_CKo0/1 Clock Pulse Width High	t <sub>Ch8</sub>	54		68	ns	
7	ST_CKo0/1 Clock Pulse Width Low	t <sub>CL8</sub>	54		68	ns	
8	ST_CKo0/1 Clock Rise/Fall Time	$t_{rC80}, t_{fC80}$			14	ns	




Figure 36 - Local Clock Timing Diagram when ST\_CKo0/1 frequency = 8.192MHz

<sup>†</sup> Characteristics are over recommended operating conditions unless otherwise stated. ‡ Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing. Note 1: No jitter presented on input reference clock.

# AC Electrical Characteristics<sup>†</sup> - Local Frame Pulse and Clock Timing, ST\_CKo = 16.384MHz

	Characteristic	Sym	Min	Typ <sup>‡</sup>	Max	Units	Notes
1	Local Frame Boundary Offset <sup>1</sup>	t <sub>LFBOS</sub>			28	ns	
2	ST_FPo0/1 Width	t <sub>FPw16</sub>	54		68	ns	
3	ST_FPo0/1 Output Setup from Falling edge of ST_FPo0/1 to falling edge of ST_CKo0/1	t <sub>FODF16</sub>	23		37	ns	
4	ST_FPo Output Hold from Falling edge of	t <sub>FODR16</sub>	23		37	ns	
	ST_CKo0/1 to rising edge of ST_FPo0/1						0.00.5
5	ST_CKo0/1 Clock Period	t <sub>CP16</sub>	54	61	68	ns	C <sub>L</sub> =30pF
6	ST_CKo0/1 Clock Pulse Width High	t <sub>Ch16</sub>	23		37	ns	
7	ST_CKo0/1 Clock Pulse Width Low	t <sub>CL16</sub>	23		37	ns	
8	ST_CKo0/1 Clock Rise/Fall Time	t <sub>rC160</sub> , t <sub>fC160</sub>			15	ns	

<sup>†</sup> Characteristics are over recommended operating conditions unless otherwise stated.

Note 1: No jitter presented on input reference clock.




Figure 37 - Local Clock Timing Diagram when ST\_CKo frequency = 16.384MHz

## AC Electrical Characteristics<sup>†</sup>- C1M5o Output Clock Timing

	Characteristic	Sym	Min	Typ <sup>‡</sup>	Max	Units	Notes
1	C1M5o Period	t <sub>C1M5oP</sub>		648		ns	C <sub>L</sub> =30pF
2	C1M5o High Time	t <sub>C1M5oH</sub>		324		ns	
3	C1M5o Low Time	t <sub>C1M5oL</sub>		324		ns	
4	C1M5o Rise Time	t <sub>rC1M50</sub>			10	ns	
5	C1M5o Fall Time	t <sub>fC1M50</sub>			11	ns	

<sup>†</sup> Characteristics are over recommended operating conditions unless otherwise stated.

<sup>‡</sup> Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.

<sup>‡</sup> Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.

Figure 38 - C1M5o Output Clock Timing Diagram

## AC Electrical Characteristics† - Backplane Serial Streams with Date Rate of 8Mb/s

	Characteristic	Sym	Min <sup>‡</sup>	Typ <sup>‡</sup>	Max	Units	Test Conditions
1	STio0-31 Input Data Sample Point	t <sub>SAMP8</sub>	84		98	ns	
2	STio0-31 Input Setup Time	t <sub>CIS8</sub>	11.5			ns	
3	STio0-31 Input Hold Time	t <sub>CIH8</sub>	11.5			ns	
4	STio0-31 Output Delay	t <sub>DOD8</sub>			11	ns	C <sub>L</sub> = 30pF, Note 1
	Active to Active						
5	Per Channel boundary HiZ	t <sub>DOZ8</sub>		10		ns	R <sub>L</sub> =1K, C <sub>L</sub> =30pF,
		t <sub>ZDO8</sub>		10		ns	
							Note 2

<sup>†</sup> Characteristics are over recommended operating conditions unless otherwise stated.

<sup>\*</sup> Note 2: High Impedance is measured by pulling to the appropriate rail with R<sub>L</sub>, with timing corrected to cancel the time taken to discharge C<sub>L</sub>.




Figure 39 - Backplane Serial Stream Timing when the Data Rate is 8Mb/s

<sup>‡</sup> Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.

<sup>\*</sup> Note 1: To meet the H.110 output timing requirement, the output delay time can be reduced further by programming the backplane output advancement registers (BOA0 - 3).

MT90866 Data Sheet

## AC Electrical Characteristics† - Backplane Serial Streams with Date Rate of 16Mb/s

	Characteristic	Sym	Min	Typ <sup>‡</sup>	Max	Units	Test Conditions
1	STio0-15 Input Data Sample Point	t <sub>SAMP16</sub>	38		52	ns	
2	STio0-15 Input Setup Time	t <sub>CIS16</sub>	12			ns	
3	STio0-15 Input Hold Time	t <sub>CIH16</sub>	12			ns	
4	STio0-15 Output Delay Active to Active	t <sub>DOD16</sub>			11	ns	C <sub>L</sub> = 30pF

<sup>†</sup> Characteristics are over recommended operating conditions unless otherwise stated.

Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.




Figure 40 - Backplane Serial Stream Timing when the Data Rate is 16Mb/s

## AC Electrical Characteristics<sup>†</sup> - Local Serial Stream Timing

	Characteristic	Sym	Min	Typ <sup>‡</sup>	Max	Units	Test Conditions
1	STi Setup Time						
	2.048Mb/s	t <sub>SIS2</sub>	12			ns	
	4.096Mb/s	t <sub>SIS4</sub>	12			ns	
	8.192Mb/s	t <sub>SIS8</sub>	12			ns	
2	STi Hold Time						
	2.048Mb/s	t <sub>SIH2</sub>	12			ns	
	4.096Mb/s	t <sub>SIH4</sub>	12			ns	
	8.192Mb/s	t <sub>SIH8</sub>	12			ns	
3	STo Delay - Active to Active						
	@2.048Mb/s	t <sub>SOD2</sub>			5	ns	$C_L = 30pF$
	@4.096Mb/s	t <sub>SOD4</sub>			5	ns	C <sub>L</sub> = 30pF
	@8.192Mb/s	t <sub>SOD8</sub>			5	ns	C <sub>L</sub> = 30pF

<sup>†</sup> Characteristics are over recommended operating conditions unless otherwise stated.

<sup>‡</sup> Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.




Figure 41 - Local Serial Stream Timing




Figure 42 - Sub-rate Switching Timing for Local Streams (2 & 4-bit wide)

MT90866 **Data Sheet** 

## AC Electrical Characteristics† - Local and Backplane Tristate Timing

	Characteristic	Sym	Min	Typ <sup>‡</sup>	Max	Units	Test Conditions
1	STo/STio Delay - Active to High-Z - High-Z to Active 2.048 Mb/s (local) 4.096 Mb/s (local) 8.192 Mb/s (local) 8.192 Mb/s (backplane) 16.384 Mb/s (backplane)	t <sub>DZ,</sub> t <sub>ZD</sub>			33 33 33 22 22	ns ns ns ns	R <sub>L</sub> =1K, C <sub>L</sub> =30pF, See Note 1.
2	Output Driver Enable (ODE) Delay - High-Z to Active 2.048 Mb/s (local) 4.096 Mb/s (local) 8.192 Mb/s (local) 8.192 Mb/s (backplane) 16.384 Mb/s (backplane)	t <sub>ZD_ODE</sub>			37 37 37 20 20	ns ns ns ns	
2	Output Driver Disable (ODE) Delay - Active to High-Z 2.048 Mb/s (local) 4.096 Mb/s (local) 8.192 Mb/s (local) 8.192 Mb/s (backplane) 16.384 Mb/s (backplane)	t <sub>DZ_ODE</sub>			20 20 20 20 20 20	ns ns ns ns	

Characteristics are over recommended operating conditions unless otherwise stated.

Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.
 Note 1: High Impedance is measured by pulling to the appropriate rail with R<sub>L</sub>, with timing corrected to cancel the time taken to discharge C<sub>L</sub>.




Figure 43 - Serial Output and External Control




Figure 44 - Output Driver Enable (ODE)

## AC Electrical Characteristics† - Motorola Non-Multiplexed Bus Mode

	Characteristics	Sym	Min	Typ <sup>‡</sup>	Max	Units	Test Conditions <sup>1</sup>
1	CS setup from DS falling	t <sub>CSS</sub>	0			ns	
2	R/W setup from DS falling	t <sub>RWS</sub>	15			ns	
3	Address setup from DS falling	t <sub>ADS</sub>	5			ns	
4	CS hold after DS rising	t <sub>CSH</sub>	0			ns	
5	R/W hold after DS rising	t <sub>RWH</sub>	0			ns	
6	6 Address hold after $\overline{\text{DS}}$ rising		5			ns	
7	Data setup from DTA Low on Read	t <sub>DDR</sub>	20			ns	C <sub>L</sub> =30pF
8	Data hold on read	t <sub>DHR</sub>			20	ns	C <sub>L</sub> =30pF, R <sub>L</sub> =1K See Note 2
9	Valid Write Data Setup	t <sub>WDS</sub>			20	ns	
10	Data hold on write	t <sub>DHW</sub>	8			ns	
11	Acknowledgment Delay: Reading/Writing Registers Reading/Writing Memory	t <sub>AKD</sub>		97/82 158/114	110/95 171/127	ns ns	C <sub>L</sub> =30pF C <sub>L</sub> =30pF
12	Acknowledgment Hold Time	t <sub>AKH</sub>			30	ns	C <sub>L</sub> =30pF, R <sub>L</sub> =1K, See Note 2

Characteristics are over recommended operating conditions unless otherwise stated.

<sup>‡</sup> Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.

\*Note 1: A delay of 100 microseconds must be applied before the first microprocessor access is performed after the RESET pin is set high. \*Note 2: High Impedance is measured by pulling to the appropriate rail with R<sub>L</sub>, with timing corrected to cancel the time taken to discharge C<sub>L</sub>.




Figure 45 - Motorola Non-Multiplexed Bus Timing

Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.

# AC Electrical Characteristics† - JTAG Test Port and Reset Pin Timing

	Characteristic	Sym	Min	Тур	Max	Units	Notes
1	TCK Clock Period	t <sub>TCKP</sub>	200			ns	
2	TCK Clock Pulse Width High	t <sub>TCKH</sub>	80			ns	
3	TCK Clock Pulse Width Low	t <sub>TCKL</sub>	80			ns	
4	TMS Set-up Time	t <sub>TMSS</sub>	10			ns	
5	TMS Hold Time	t <sub>TMSH</sub>	10			ns	
6	TDi Input Set-up Time	t <sub>TDIS</sub>	20			ns	
7	TDi Input Hold Time	t <sub>TDIH</sub>	20			ns	
8	TDo Output Delay	t <sub>TDOD</sub>			30	ns	C <sub>L</sub> =30pF
9	TRST pulse width	t <sub>TRSTW</sub>	20			ns	C <sub>L</sub> =30pF
10	Reset pulse width	t <sub>RSTW</sub>	400			ns	C <sub>L</sub> =30pF

<sup>†</sup>Characteristics are over recommended operating conditions unless otherwise stated.




Figure 46 - JTAG Test Port Timing Diagram







Figure 47 - Reset Pin Timing Diagram





BOTTOM VIEW

DIMENSION	MIN	MAX
Α	2.20	2.46
Α1	0.50	0.70
Α2	1.17	REF
О	26.80	27.20
D1	24.00	REF
E	26.80	27.20
E1	24.00	REF
Q	0.60	0.90
е	1.	27
N	3.	44
Conforms	to JEDEC N	MS - 034



C Zarlink Semiconductor 2002 All rights reserved.

#### NOTES: -

- 1. Controlling dimensions are in MM.
- 2. Seating plane is defined by the spherical crown of the solder balls.
- 3. Not to scale.
- 4. N is the number of solder balls
- 5. Substrate thickness is 0.56 MM.

	© Zaninik (	·	 				
	ISSUE	1			<b>S</b>	ZARLINK SEMICONDUCTOR	Previous packag
	ACN	213357					
	DATE	2Sep02					
	APPRD.						

	Package Code GA
Previous package codes	Package Outline for 344 Ball PBGA (27 x 27)
	GPD00793



# For more information about all Zarlink products visit our Web Site at

www.zarlink.com

Information relating to products and services furnished herein by Zarlink Semiconductor Inc. trading as Zarlink Semiconductor or its subsidiaries (collectively "Zarlink") is believed to be reliable. However, Zarlink assumes no liability for errors that may appear in this publication, or for liability otherwise arising from the application or use of any such information, product or service or for any infringement of patents or other intellectual property rights owned by third parties which may result from such application or use. Neither the supply of such information or purchase of product or service conveys any license, either express or implied, under patents or other intellectual property rights owned by Zarlink or licensed from third parties by Zarlink, whatsoever. Purchasers of products are also hereby notified that the use of product in certain ways or in combination with Zarlink, or non-Zarlink furnished goods or services may infringe patents or other intellectual property rights owned by Zarlink.

This publication is issued to provide information only and (unless agreed by Zarlink in writing) may not be used, applied or reproduced for any purpose nor form part of any order or contract nor to be regarded as a representation relating to the products or services concerned. The products, their specifications, services and other information appearing in this publication are subject to change by Zarlink without notice. No warranty or guarantee express or implied is made regarding the capability, performance or suitability of any product or service. Information concerning possible methods of use is provided as a guide only and does not constitute any guarantee that such methods of use will be satisfactory in a specific piece of equipment. It is the user's responsibility to fully determine the performance and suitability of any equipment using such information and to ensure that any publication or data used is up to date and has not been superseded. Manufacturing does not necessarily include testing of all functions or parameters. These products are not suitable for use in any medical products whose failure to perform may result in significant injury or death to the user. All products and materials are sold and services provided subject to Zarlink's conditions of sale which are available on request.

Purchase of Zarlink's  $I^2C$  components conveys a licence under the Philips  $I^2C$  Patent rights to use these components in an  $I^2C$  System, provided that the system conforms to the  $I^2C$  Standard Specification as defined by Philips.

Zarlink and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.

Copyright 2002, Zarlink Semiconductor Inc. All Rights Reserved.

TECHNICAL DOCUMENTATION - NOT FOR RESALE